

FEATURES

Low offset voltage:

B-Grade: 25 μV max (SOIC)

A-Grade: 50 μV max (SOIC), 125 μV max (MSOP)

Very low offset voltage drift:

B-Grade: 0.25 $\mu\text{V}/^\circ\text{C}$ max (SOIC)

A-Grade: 0.55 $\mu\text{V}/^\circ\text{C}$ max (SOIC), 1.2 $\mu\text{V}/^\circ\text{C}$ max (MSOP)

Low input bias current: <1.0 nA maximum

Low noise: 8 nV/ $\sqrt{\text{Hz}}$ typical

CMRR, PSRR, and A_{VO} > 120 dB minimum

Low supply current: 400 μA per amplifier

Wide Bandwidth: 3.9 MHz

Dual supply operation: $\pm 2.5 \text{ V}$ to $\pm 15 \text{ V}$

Unity-gain stable

No phase reversal

APPLICATIONS

Wireless base station control circuits

Optical network control circuits

Instrumentation

Sensors and controls

Thermocouples

Resistor thermal detectors (RTDs)

Strain bridges

Shunt current measurements

Precision filters

GENERAL DESCRIPTION

The ADA4077 family consists of very high precision, single, dual, and quad amplifiers featuring extremely low offset voltage and drift, low input bias current, low noise, and low power consumption. Outputs are stable with capacitive loads of over 1000 pF with no external compensation. Supply current is less than 500 μA per amplifier at 30 V.

Applications for these amplifiers include precision diode power measurement, voltage and current level setting, and level detection in optical and wireless transmission systems. Additional applications include line-powered and portable

PIN CONFIGURATIONS




Figure 1. 8-Lead MSOP (RM Suffix)




Figure 2. 8-Lead SOIC_N (R Suffix)

instrumentation and controls—thermocouple, RTD, strain-bridge, precision filters, and other sensor signal conditioning.

The ADA4077 family is fully specified for operation from -40°C to $+125^\circ\text{C}$ for the most demanding operating environments. The ADA4077-2 is a dual available in 8-lead SOIC and MSOP packages. The B Grade is only available in the ADA4077-2 in the SOIC package.

ADI's 30V, Precision, Bipolar OP07 Op Amp Generations						
	1st	2nd	3rd	4th	5th	6th
Single	OP07	OP77	OP177	OP1177	AD8677	
Dual				OP2177		ADA4077-2
Quad				OP4177		

Rev. PrB

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

$V_S = \pm 5.0\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted. **B Grade Specifications are targets only.**

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage (B-Grade, SOIC) ¹	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		10	25	μV
Offset Voltage Drift (B-Grade, SOIC)	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	TBD	$\mu\text{V}/^\circ\text{C}$
Offset Voltage (A-Grade) ¹ SOIC	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		15	50	μV
MSOP		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		50	110	μV
Offset Voltage Drift (A-Grade) SOIC	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.25	0.55	$\mu\text{V}/^\circ\text{C}$
MSOP				0.5	1.2	$\mu\text{V}/^\circ\text{C}$
Offset Voltage Drift with Time	$\Delta V_{OS}/\Delta\text{Time}$			TBD		$\mu\text{V}/\text{mon}$
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-1	TBD	+1	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-1.5	TBD	+1.5	nA
Input Voltage Range			-3.8		+3	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -3.8\text{ V to }+3\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	122	130		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_O = -3.0\text{ V to }+3.0\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	121	130		dB
Input Capacitance	C_{INDM}	Differential Mode		TBD		pF
Input Resistance	C_{INCM} R_{IN}	Common Mode		TBD		pF Ω
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	+4.1			V
Output Voltage Low	V_{OL}	$I_L = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$			-3.5	V
Output Current	I_{OUT}	$V_{DROPOUT} < 1.2\text{ V}$		± 10		mA
Short Circuit Current	I_{SC}	$T_A = 25^\circ\text{C}$		TBD		mA
Closed Loop Output Impedance	Z_{OUT}			TBD		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2.5\text{ V to } \pm 15\text{ V (A-Grade)}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	123	128		dB
Supply Current per Amplifier	I_{SY}	$V_O = 0\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	120	400	450	μA
					660	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		1		$\text{V}/\mu\text{s}$
Settling Time to 0.01%	t_s	$V_{IN} = 1\text{ V step}$, $C_L = \text{TBD}$, $R_L = \text{TBD}$, $A_V = \text{TBD}$		TBD		μs
Settling Time to 0.1%	t_s	$V_{IN} = 1\text{ V step}$, $C_L = \text{TBD}$, $R_L = \text{TBD}$, $A_V = \text{TBD}$		TBD		μs
Gain Bandwidth Product	GBP			4.0		MHz
NOISE PERFORMANCE						
Voltage Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz		0.25		$\mu\text{V p-p}$

Voltage Noise Density	e_n	f = 100 Hz	TBD	TBD	nV/ $\sqrt{\text{Hz}}$
		f = 1 kHz	8		nV/ $\sqrt{\text{Hz}}$
Current Noise Density	i_n	f = 1 kHz	0.1		pA/ $\sqrt{\text{Hz}}$
MULTIPLE AMPLIFIERS CHANNEL SEPARATION	C_s	DC	0.01		$\mu\text{V/V}$
		f = 100 kHz	-120		dB

- Vos does not include SHR effect

ELECTRICAL CHARACTERISTICS

$V_S = \pm 15\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted. **B Grade Specifications are targets only.**

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage (B-Grade, SOIC) ¹	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		10	25	μV
Offset Voltage Drift (B-Grade, SOIC)	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	TBD	$\mu\text{V}/^\circ\text{C}$
Offset Voltage (A-Grade) ¹ SOIC	V_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		15	50	μV
MSOP		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		50	110	μV
Offset Voltage Drift (A-Grade) SOIC	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	0.55	$\mu\text{V}/^\circ\text{C}$
MSOP				0.5	1.2	$\mu\text{V}/^\circ\text{C}$
Offset Drift	$\Delta V_{OS}/\Delta \text{Time}$			TBD		$\mu\text{V}/\text{mon}$
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-1	TBD	+1	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-1.5		+1.5	nA
Input Voltage Range			-13.8		+13	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -13.8\text{ V to } +13\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	132	140		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_O = -13.0\text{ V to } +13.0\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	125	130		dB
Input Capacitance	C_{INDM} C_{INCM}	Differential Mode Common Mode		TBD		pF
Input Resistance	R_{IN}			TBD		Ω
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	+14.1 +14			V V
Output Voltage Low	V_{OL}	$I_L = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$			-13.5 -13.2	V V
Output Current	I_{OUT}	$V_{DROPOUT} < 1.2\text{ V}$		± 10		mA
Short Circuit Current	I_{SC}	$T_A = 25^\circ\text{C}$		TBD		mA
Closed Loop Output Impedance	Z_{OUT}			TBD		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2.5\text{ V to } \pm 15\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	123 120	128		dB dB
Supply Current per Amplifier	I_{SY}	$V_O = 0\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		400	500 650	μA μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$		1		$\text{V}/\mu\text{s}$
Settling Time to 0.01%	t_s	$V_{IN} = 1\text{ V step}$, $C_L = \text{TBD}$, $R_L = \text{TBD}$, $A_v = \text{TBD}$		TBD		μs
Settling Time to 0.1%	t_s	$V_{IN} = 1\text{ V step}$, $C_L = \text{TBD}$, $R_L = \text{TBD}$, $A_v = \text{TBD}$		TBD		μs
Gain Bandwidth Product	GBP			3.9		MHz
NOISE PERFORMANCE						
Voltage Noise	$e_{n\text{ p-p}}$	0.1 Hz to 10 Hz		0.25		$\mu\text{V}_{\text{p-p}}$
Voltage Noise Density	e_n	$f = 100\text{ Hz}$ $f = 1\text{ kHz}$		TBD 8	TBD	$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$

Current Noise Density	i_n	$f = 1 \text{ kHz}$	0.1	$\text{pA}/\sqrt{\text{Hz}}$
MULTIPLE AMPLIFIERS CHANNEL SEPARATION	CS	DC $f = 100 \text{ kHz}$	0.01 -120	$\mu\text{V}/\text{V}$ dB

1. Vos does not include SHR effect

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	36 V
Input Voltage	V_{S-} to V_{S+}
Differential Input Voltage	\pm Supply Voltage
Storage Temperature Range	
R and RM Packages	-65°C to $+150^{\circ}\text{C}$
Operating Temperature Range	-40°C to $+125^{\circ}\text{C}$
Junction Temperature Range	
R, RM, RJ, and RU Packages	-65°C to $+150^{\circ}\text{C}$
Lead Temperature, Soldering (10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead MSOP (RM-8)	190	44	$^{\circ}\text{C}/\text{W}$
8-Lead SOIC_N (R-8)	158	43	$^{\circ}\text{C}/\text{W}$

ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.