

# LT6003/LT6004/LT6005

# 1.6V, 1µA Precision Rail-to-Rail Input and Output Op Amps

### **FEATURES**

Wide Supply Range: 1.6V to 16V

■ Low Supply Current: 1µA/Amplifier Max

Low Input Bias Current: 90pA Max

Low Input Offset Voltage: 500μV Max

Low Input Offset Voltage Drift: 2µV/°CCMRR: 100dB

PSRR: 95dB

A<sub>VOI</sub> Driving 20kΩ Load: 100,000 Min

Capacitive Load Handling: 500pF

Specified from –40°C to 125°C

■ Tiny 2mm × 2mm DFN Package

### **APPLICATIONS**

Portable Gas Monitors

Battery- or Solar-Powered Systems

Low Voltage Signal Processing

Micropower Active Filters

### DESCRIPTION

The LT®6003/LT6004/LT6005 are single/dual/quad op amps designed to maximize battery life and performance for portable applications. These amplifiers operate on supplies as low as 1.6V and are fully specified and guaranteed over temperature on 1.8V, 5V and  $\pm$ 8V supplies while only drawing 1µA maximum quiescent current.


The ultralow supply current and low operating voltage are combined with excellent amplifier specifications; input offset voltage of  $500\mu V$  maximum with a typical drift of only  $2\mu V/^{\circ}C$ , input bias current of 90pA maximum, open loop gain of 100,000 and the ability to drive 500pF capacitive loads, making the LT6003/LT6004/LT6005 amplifiers ideal when excellent performance is required in battery powered applications.

The single LT6003 is available in the 5-pin TSOT-23 and tiny  $2mm \times 2mm$  DFN packages. The dual LT6004 is available in the 8-pin MSOP and  $3mm \times 3mm$  DFN packages. The quad LT6005 is available in the 16-pin TSSOP and  $5mm \times 3mm$  DFN packages. These devices are specified over the commercial, industrial and automotive temperature ranges.


T, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

# TYPICAL APPLICATION

### Micropower Oxygen Sensor



# Start-Up Characteristics Supply Current vs Supply Voltage



600345fb




# **ABSOLUTE MAXIMUM RATINGS**

(Note 1)


Total Supply Voltage (V+ to V <sup>-</sup> )	18V
Differential Input Voltage	18V
Input Voltage Below V	9V
Input Current	10mA
Output Short Circuit Duration (Note 2)	Indefinite
Operating Temperature Range (Note 3)	
LT6003C, LT6004C, LT6005C	40°C to 85°C
LT60031, LT60041, LT60051	40°C to 85°C
LT6003H, LT6004H, LT6005H	-40°C to 125°C

Specified Temperature Range (Note 4)	
LT6003C, LT6004C, LT6005C	0°C to 70°C
LT60031, LT60041, LT60051	–40°C to 85°C
LT6003H, LT6004H, LT6005H	–40°C to 125°C
Junction Temperature	
DFN Packages	125°C
All Other Packages	
Storage Temperature Range	
DFN Packages	–65°C to 125°C
All Other Packages	–65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	
TSOT, MSOP, TSSOP Packages	300°C

# PACKAGE/ORDER INFORMATION



# PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

**ELECTRICAL CHARACTERISTICS** (LT6003C/I, LT6004C/I, LT6005C/I) The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}$ C.  $V_S = 1.8V$ ,  $V_{CM} = 0.5V$ ;  $V_S = 5V$ ,  $V_{CM} = 0.5V$ ;  $V_{CM} = 0.5V$ 

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>0S</sub>	Input Offset Voltage	LT6003S5, LT6004MS8 $0^{\circ}C \le T_{A} \le 70^{\circ}C$ $-40^{\circ}C \le T_{A} \le 85^{\circ}C$	•		175	500 725 950	μV μV μV
		$ \begin{array}{l} LT6005GN \\ 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array} $	•		190	650 925 1.15	μV μV mV
		LT6004DD, LT6005DHC $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70^{\circ}\text{C}$ $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$	•		290	850 1.15 1.4	μV mV mV
		$ \begin{array}{l} LT6003DC \\ 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array} $	•		290	950 1.3 1.6	μV mV mV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift (Note 5)	S5, MS8, GN DC, DD, DHC	•		2 2	5 7	μV/°C μV/°C
I <sub>B</sub>	Input Bias Current (Note 7)	$\begin{array}{l} V_{CM} = 0.3V,  0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ V_{CM} = V^{+} - 0.3V,  0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ V_{CM} = 0.3V,  -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \\ V_{CM} = V^{+} - 0.3V,  -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \\ V_{CM} = 0V \end{array}$	•		5 40 5 40 0.13	90 140 120 170 1.4	pA pA pA pA nA
I <sub>0S</sub>	Input Offset Current (Note 7)	$V_{CM} = 0.3V$ $V_{CM} = V^{+} - 0.3V$ $V_{CM} = 0V$	•		5 7 5	80 80 100	pA pA pA



**ELECTRICAL CHARACTERISTICS** (LT6003C/I, LT6004C/I, LT6005C/I) The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_S = 1.8V$ ,  $V_{CM} = 0.5V$ ;  $V_S = 5V$ ,  $V_S = 5V$ ,

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	Input Noise Voltage	0.1Hz to 10Hz			3		μV <sub>P-P</sub>
e <sub>n</sub>	Input Noise Voltage Density	f = 100Hz			325		nV/√Hz
i <sub>n</sub>	Input Noise Current Density	f = 100Hz			12		fA/√Hz
R <sub>IN</sub>	Input Resistance	Differential Common Mode			10 2000		GΩ GΩ
C <sub>IN</sub>	Input Capacitance				6		pF
CMRR	Common Mode Rejection Ratio (Note 7)	$\begin{split} &V_S = 1.8V \\ &V_{CM} = 0V \text{ to } 0.7V \\ &V_{CM} = 0V \text{ to } 1.8V, \text{ S5, MS8, GN} \\ &V_{CM} = 0V \text{ to } 1.8V, \text{ DC, DD, DHC} \end{split}$	•	73 63 60	100 80 78		dB dB dB
		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	•	88 72 69	115 90 86		dB dB dB
	Input Offset Voltage Shift (Note 7)	$V_{CM} = 0V \text{ to } V^+ - 1.1V$ $V_{CM} = 0V \text{ to } V^+, S5, MS8, GN$ $V_{CM} = 0V \text{ to } V^+, DC, DD, DHC$	•		7 0.16 0.23	155 1.3 1.8	μV mV mV
	Input Voltage Range	Guaranteed by CMRR	•	0		V+	V
PSRR	Power Supply Rejection Ratio	$\begin{array}{c} V_S = 1.6 V \ to \ 6 V, \ V_{CM} = 0.5 V, \ 0^{\circ}C \leq T_A \leq 70^{\circ}C \\ V_S = 1.7 V \ to \ 6 V, \ V_{CM} = 0.5 V, \ -40^{\circ}C \leq T_A \leq 85^{\circ}C \end{array}$	•	80 78	95 95		dB dB
	Minimum Supply Voltage	Guaranteed by PSRR, $0^{\circ}C \le T_A \le 70^{\circ}C$ - $40^{\circ}C \le T_A \le 85^{\circ}C$	•	1.6 1.7			V
A <sub>VOL</sub>	Large Signal Voltage Gain (Note 7)	$V_S = 1.8V$ $R_L = 20k\Omega$ , $V_{OUT} = 0.25V$ to 1.25V	•	25 15	150		V/mV V/mV
		$V_S = 5V$ $R_L = 20k\Omega$ , $V_{OUT} = 0.25V$ to 4.25V	•	100 60	500		V/mV V/mV
V <sub>OL</sub>	Output Swing Low (Notes 6, 8)	No Load I <sub>SINK</sub> = 100μA	•		15 110	50 240	mV mV
V <sub>OH</sub>	Output Swing High (Notes 6, 9)	No Load I <sub>SOURCE</sub> = 100μA	•		45 200	100 350	mV mV
I <sub>SC</sub>	Short Circuit Current (Note 8)	Short to GND $0^{\circ}C \le T_A \le 70^{\circ}C$ $-40^{\circ}C \le T_A \le 85^{\circ}C$	•	2 1.5 0.5	5		mA mA mA
		Short to V <sup>+</sup> $0^{\circ}C \le T_A \le 70^{\circ}C$ $-40^{\circ}C \le T_A \le 85^{\circ}C$	•	2 1.5 0.5	7		mA mA mA
I <sub>S</sub> Supply (	Supply Current per Amplifier	$V_S = 1.8V$ $0^{\circ}C \le T_A \le 70^{\circ}C$ $-40^{\circ}C \le T_A \le 85^{\circ}C$	•		0.85	1 1.4 1.6	μΑ μΑ μΑ
		$V_S = 5V$ $0^{\circ}C \le T_A \le 70^{\circ}C$ $-40^{\circ}C \le T_A \le 85^{\circ}C$	•		1	1.2 1.6 1.9	μΑ μΑ μΑ
GBW	Gain Bandwidth Product	f = 100Hz			2		kHz
SR	Slew Rate (Note 11)	$A_V = -1$ , $R_F = R_G = 1M\Omega$ $0^{\circ}C \le T_A \le 70^{\circ}C$ $-40^{\circ}C \le T_A \le 85^{\circ}C$	•	0.55 0.4 0.2	0.8		V/ms V/ms V/ms
FPBW	Full Power Bandwidth	V <sub>OUT</sub> = 1.5V <sub>P-P</sub> (Note 10)			170		Hz

**ELECTRICAL CHARACTERISTICS** (LT6003H, LT6004H, LT6005H) The  $\bullet$  denotes the specifications which apply over the full specified temperature range of  $-40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$ .  $V_{S} = 1.8\text{V}$ , 0V,  $V_{CM} = 0.5\text{V}$ ;  $V_{S} = 5\text{V}$ , 0V,  $V_{CM} = 2.5\text{V}$ ,  $V_{OUT} = \text{half supply}$ ,  $R_{L}$  to ground, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>0S</sub>	Input Offset Voltage	LT6003S5, LT6004MS8 LT6005GN LT6004DD, LT6005DHC LT6003DC	•			1.5 1.7 1.9 2.1	mV mV mV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift (Note 5)	S5, MS8, GN DC, DD, DHC	•		2 3	6 8	μV/°C μV/°C
I <sub>B</sub>	Input Bias Current (Note 7)	LT6003, V <sub>CM</sub> = 0.3V, V <sup>+</sup> - 0.3V LT6004, LT6005, V <sub>CM</sub> = 0.3V, V <sup>+</sup> - 0.3V	•			6 12	nA nA
I <sub>OS</sub>	Input Offset Current (Note 7)	LT6003, V <sub>CM</sub> = 0.3V, V <sup>+</sup> - 0.3V LT6004, LT6005, V <sub>CM</sub> = 0.3V, V <sup>+</sup> - 0.3V	•			2 4	nA nA
CMRR	Common Mode Rejection Ratio (Note 7)	$\begin{split} &V_{S} = 1.8V \\ &V_{CM} = 0.3V \text{ to } 0.7V \\ &V_{CM} = 0.3V \text{ to } 1.5V, \text{ S5, MS8, GN} \\ &V_{CM} = 0.3V \text{ to } 1.5V, \text{ DC, DD, DHC} \end{split}$	•	67 57 55			dB dB dB
		$\begin{split} &V_{S} = 5V \\ &V_{CM} = 0.3V \text{ to } 3.9V \\ &V_{CM} = 0.3V \text{ to } 4.7V, \text{ S5, MS8, GN} \\ &V_{CM} = 0.3V \text{ to } 4.7V, \text{ DC, DD, DHC} \end{split}$	•	86 68 66			dB dB dB
	Input Offset Voltage Shift (Note 7)	$V_{CM}$ = 0.3V to V <sup>+</sup> - 1.1V $V_{CM}$ = 0.3V to V <sup>+</sup> - 0.3V, S5, MS8, GN $V_{CM}$ = 0.3V to V <sup>+</sup> - 0.3V, DC, DD, DHC	•			180 1.7 2.2	μV mV mV
	Input Voltage Range	Guaranteed by CMRR	•	0.3		V+ - 0.3V	V
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 1.7V to 6V, V <sub>CM</sub> = 0.5V	•	76			dB
	Minimum Supply	Guaranteed by PSRR	•	1.7			V
A <sub>VOL</sub>	Large Signal Voltage Gain (Note 7)	$V_S = 1.8V$ , $R_L = 20k\Omega$ , $V_{OUT} = 0.4V$ to 1.25V	•	4			V/mV
		$V_S$ = 5V, $R_L$ = 20k $\Omega,V_{OUT}$ = 0.4V to 4.25V	•	20			V/mV
$V_{OL}$	Output Swing Low (Notes 6, 8)	No Load I <sub>SINK</sub> = 100μA	•			60 275	mV mV
V <sub>OH</sub>	Output Swing High (Notes 6, 9)	No Load I <sub>SOURCE</sub> = 100μA	•			120 400	mV mV
I <sub>SC</sub>	Short Circuit Current (Note 8)	Short to GND	•	0.5			mA
		Short to V <sup>+</sup>	•	0.5			mA
Is	Supply Current per Amplifier	V <sub>S</sub> = 1.8V V <sub>S</sub> = 5V	•			2.2 2.5	μΑ μΑ
SR	Slew Rate (Note 11)	$A_V = -1$ , $R_F = R_G = 1M\Omega$	•	0.2			V/ms



**ELECTRICAL CHARACTERISTICS** (LT6003C/I, LT6004C/I, LT6005C/I) The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_S = \pm 8V$ ,  $V_{CM} = V_{OUT} = half supply$ ,  $R_L$  to ground, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	LT6003S5, LT6004MS8 $0^{\circ}C \le T_{A} \le 70^{\circ}C$ $-40^{\circ}C \le T_{A} \le 85^{\circ}C$	•		185	600 825 1.05	μV μV mV
		$ \begin{array}{l} LT6005GN \\ 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array} $	•		200	750 1.05 1.25	μV mV mV
		LT6004DD, LT6005DHC $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C}$ $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$	•		300	950 1.25 1.5	μV mV mV
		$ \begin{array}{l} LT6003DC \\ 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array} $	•		0.3	1.05 1.4 1.65	mV mV mV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift (Note 5)	S5, MS8, GN DC, DD, DHC	•		2 2	5 7	μV/°C μV/°C
I <sub>B</sub>	Input Bias Current	$\begin{array}{l} 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array}$	•		7 7	100 150	pA pA
I <sub>OS</sub>	Input Offset Current		•		7	90	pA
	Input Noise Voltage	0.1Hz to 10Hz			3		μV <sub>P-P</sub>
e <sub>n</sub>	Input Noise Voltage Density	f = 100Hz			325		nV/√Hz
i <sub>n</sub>	Input Noise Current Density	f = 100Hz			12		fA/√Hz
R <sub>IN</sub>	Input Resistance	Differential Common Mode			10 2000		GΩ GΩ
C <sub>IN</sub>	Input Capacitance				6		pF
CMRR	Common Mode Rejection Ratio	$V_{CM} = -8V$ to 6.9V $V_{CM} = -8V$ to 8V, S5, MS8, GN $V_{CM} = -8V$ to 8V, DC, DD, DHC	•	92 82 78	120 100 96		dB dB dB
	Input Offset Voltage Shift	$V_{CM} = -8V \text{ to } 6.9V$ $V_{CM} = -8V \text{ to } 8V, S5, MS8, GN$ $V_{CM} = -8V \text{ to } 8V, DC, DD, DHC$	•		15 0.16 0.25	375 1.3 2	μV mV mV
	Input Voltage Range	Guaranteed by CMRR	•	-8		8	V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.1 V \text{ to } \pm 8 V$	•	86	105		dB
A <sub>VOL</sub>	Large Signal Voltage Gain	$R_L = 100k\Omega$ , $V_{OUT} = -7.3V$ to 7.3V			350		V/mV
V <sub>0L</sub>	Output Swing Low (Notes 6, 8)	No Load I <sub>SINK</sub> = 100μA	•		10 105	50 240	mV mV
V <sub>OH</sub>	Output Swing High (Notes 6, 9)	No Load I <sub>SOURCE</sub> = 100μA	•		50 195	120 350	mV mV
I <sub>SC</sub>	Short Circuit Current	Short to GND $0^{\circ}C \le T_A \le 70^{\circ}C$ $-40^{\circ}C \le T_A \le 85^{\circ}C$	•	4 3 1	9		mA mA mA
I <sub>S</sub>	Supply Current per Amplifier	$0^{\circ}C \le T_{A} \le 70^{\circ}C$ - $40^{\circ}C \le T_{A} \le 85^{\circ}C$	•		1.25	1.5 1.9 2.2	μΑ μΑ μΑ
GBW	Gain Bandwidth Product	f = 100Hz			3		kHz
SR	Slew Rate (Note 11)	$A_V = -1$ , $R_F = R_G = 1M\Omega$ $0^{\circ}C \le T_A \le 70^{\circ}C$ $-40^{\circ}C \le T_A \le 85^{\circ}C$	•	0.55 0.4 0.2	1.3		V/ms V/ms V/ms
FPBW	Full Power Bandwidth	$V_{OUT} = 14V_{P-P}$ (Note 10)			30		Hz

**ELECTRICAL CHARACTERISTICS** (LT6003H, LT6004H, LT6005H) The  $\bullet$  denotes the specifications which apply over the full specified temperature range of  $-40^{\circ}C \le T_{A} \le 125^{\circ}C$ .  $V_{S} = \pm 8V$ ,  $V_{CM} = V_{OUT} = half supply$ ,  $R_{L}$  to ground, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>0S</sub>	Input Offset Voltage	LT6003S5, LT6004MS8 LT6005GN LT6004DD, LT6005DHC LT6003DC	•			1.6 1.8 2 2.2	mV mV mV
$\Delta V_{0S}/\Delta T$	Input Offset Voltage Drift (Note 5)	S5, MS8, GN DC, DD, DHC	•		2	6 8	μV/°C μV/°C
I <sub>B</sub>	Input Bias Current	LT6003 LT6004, LT6005	•			6 12	nA nA
I <sub>OS</sub>	Input Offset Current	LT6003 LT6004, LT6005	•			2 4	nA nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = -7.7V \text{ to } 6.9V$ $V_{CM} = -7.7V \text{ to } 7.7V, S5, MS8, GN} V_{CM} = -7.7V \text{ to } 7.7V, DC, DD, DHC}$	•	90 78 76			dB dB dB
	Input Offset Voltage Shift	$V_{CM} = -7.7V \text{ to } 6.9V$ $V_{CM} = -7.7V \text{ to } 7.7V, S5, MS8, GN} V_{CM} = -7.7V \text{ to } 7.7V, DC, DD, DHC}$	•			460 1.9 2.5	μV mV mV
	Input Voltage Range	Guaranteed by CMRR	•	-7.7		7.7	V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.1 V \text{ to } \pm 8 V$	•	84			dB
$\overline{V_{0L}}$	Output Swing Low (Notes 6, 8)	No Load I <sub>SINK</sub> = 100µA	•			60 275	mV mV
V <sub>OH</sub>	Output Swing High (Note 6)	No Load I <sub>SOURCE</sub> = 100μA	•			140 400	mV mV
I <sub>SC</sub>	Short Circuit Current	Short to GND	•	1			mA
Is	Supply Current per Amplifier		•			3	μА
SR	Slew Rate (Note 11)	$A_V = -1$ , $R_F = R_G = 1M\Omega$	•	0.2	·		V/ms

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** A heat sink may be required to keep the junction temperature below absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted. The  $\theta_{JA}$  specfied for the DC, DD and DHC packages is with minimal PCB heat spreading metal. Using expanded metal area on all layers of a board reduces this value.

**Note 3:** The LT6003C/LT6004C/LT6005C and LT6003I/LT6004I/LT6005I are guaranteed functional over the temperature range of  $-40^{\circ}$ C to 85°C. The LT6003H/LT6004H/LT6005H are guaranteed functional over the operating temperature range of  $-40^{\circ}$ C to 125°C.

**Note 4:** The LT6003C/LT6004C/LT6005C are guaranteed to meet specified performance from 0°C to 70°C. The LT6003C/LT6004C/LT6005C are designed, characterized and expected to meet specified performance from

-40°C to 85°C but are not tested or QA sampled at these temperatures. The LT6003I/LT6004I/LT6005I are guaranteed to meet specified performance from -40°C to 85°C. The LT6003H/LT6004H/LT6005H are guaranteed to meet specified performance from -40°C to 125°C.

Note 5: This parameter is not 100% tested.

**Note 6:** Output voltage swings are measured between the output and power supply rails.

**Note 7:** Limits are guaranteed by correlation to  $V_S = 5V$  tests.


Note 8: Limits are guaranteed by correlation to  $V_S = 1.8V$  tests


**Note 9:** Limits are guaranteed by correlation to  $V_S = \pm 8V$  tests


**Note 10:** Full-power bandwidth is calculated from the slew rate: FPBW =  $SR/\pi V_{P-P}$ .


**Note 11:** Slew rate measured at  $V_S = 1.8V$ ,  $V_{OUT} = 0.4V$  to 1.4V is used to guarantee by correlation the slew rate at  $V_S = 5V$ ,  $V_{OUT} = 1V$  to 4V and the slew rate at  $V_S = \pm 8V$ ,  $V_{OUT} = -5V$  to 5V.























Input Bias Current vs Common Mode Voltage








# Output Saturation Voltage vs Load Current (Output Low)




600345fb




# Output Saturation Voltage vs Input Overdrive




### Output Short-Circuit Current vs Total Supply Voltage (Sourcing)




### Output Short-Circuit Current vs Total Supply Voltage (Sinking)




### 0.1Hz to 10Hz Voltage Noise





### **Voltage Noise vs Frequency**




### **Current Noise vs Frequency**












### Gain Bandwidth and Phase Margin vs Total Supply Voltage









### Gain and Phase vs Frequency




### Capacitive Load Handling Overshoot vs Capacitive Load




# Common Mode Rejection Ratio vs Frequency




# Power Supply Rejection Ratio vs Frequency




### **Output Impedance vs Frequency**




Large-Signal Response




Large-Signal Response



**Small-Signal Response** 



**Output Saturation Recovery** 



# SIMPLIFIED SCHEMATIC




Figure 1

# APPLICATIONS INFORMATION

### Supply Voltage

The positive supply of the LT6003/LT6004/LT6005 should be bypassed with a small capacitor (about  $0.01\mu F$ ) within an inch of the pin. When driving heavy loads, an additional  $4.7\mu F$  electrolytic capacitor should be used. When using split supplies, the same is true for the negative supply pin.

### **Rail-to-Rail Characteristics**

The LT6003/LT6004/LT6005 are fully functional for an input signal range from the negative supply to the positive supply. Figure 1 shows a simplified schematic of the amplifier. The input stage consists of two differential amplifiers, a PNP stage Q3/Q6 and an NPN stage Q4/Q5 that are active over different ranges of the input common mode voltage. The PNP stage is active for common mode voltages,  $V_{CM}$ , between the negative supply to approximately 0.9V below the positive supply. As  $V_{CM}$  moves closer towards the positive supply, the transistor Q7 will steer Q2's tail current to the current mirror Q8/Q9, activating the NPN differential pair. The PNP pair becomes inactive for the rest of the input common mode voltage range up to the positive supply.

The second stage is a folded cascode and current mirror that converts the input stage differential signals into a single ended output. Capacitor C1 reduces the unity cross frequency and improves the frequency stability without degrading the gain bandwidth of the amplifier. The complementary drive generator supplies current to the output transistors that swing from rail to rail.

### Input

Input bias current ( $I_B$ ) is minimized with cancellation circuitry on both input stages. The cancellation circuitry remains active when  $V_{CM}$  is more than 300mV from either rail. As  $V_{CM}$  approaches  $V^-$  the cancellation circuitry turns off and  $I_B$  is determined by the tail current of Q2 and the

beta of the PNP input transistors. As  $V_{CM}$  approaches  $V^+$  devices in the cancellation circuitry saturate causing  $I_B$  to increase (in the nanoamp range). Input offset voltage errors due to  $I_B$  can be minimized by equalizing the noninverting and inverting source impedances.

The input offset voltage changes depending on which input stage is active; input offset voltage is trimmed on both input stages, and is guaranteed to be  $500\mu V$  max in the PNP stage. By trimming the input offset voltage of both input stages, the input offset voltage shift over the entire common mode range (CMRR) is typically  $160\mu V$ , maintaining the precision characteristics of the amplifier.

The input stage of the LT6003/LT6004/LT6005 incorporates phase reversal protection to prevent wrong polarity outputs from occurring when the inputs are driven up to 9V below the negative rail. 600k protective resistors are included in the input leads so that current does not become excessive when the inputs are forced below V<sup>-</sup> or when a large differential signal is applied. Input current should be limited to 10mA when the inputs are driven above the positive rail.

### Output

The output of the LT6003/LT6004/LT6005 is guaranteed to swing within 100mV of the positive rail and 50mV of the negative rail with no load, over the industrial temperature range. The LT6003/LT6004/LT6005 can typically source 8mA on a single 5V supply. Sourcing current is reduced to 5mA on a single 1.8V supply as noted in the electrical characteristics. However, when sourcing more than 250 $\mu$ A with an output load impedance greater than 20k $\Omega$ , a  $1\mu$ F capacitor in series with a 2k resistor should be placed from the output to ground to insure stability.

The normally reverse-biased substrate diode from the output to  $V^-$  will cause unlimited currents to flow when the output is forced below  $V^-$ . If the current is transient and limited to 100mA, no damage will occur.

LINEAR TECHNOLOGY

# APPLICATIONS INFORMATION

### Gain

The open-loop gain is almost independent of load when the output is sourcing current. This optimizes performance in single supply applications where the load is returned to ground. The typical performance curve of Open-Loop Gain for various loads shows the details.

### **Start-Up and Output Saturation Characteristics**

Micropower op amps are often not micropower during start-up or during output saturation. This can wreak havoc on limited current supplies, in the worst case there may not be enough supply current available to take the system up to nominal voltages. Unlike the LT6003/LT6004/LT6005, when the output saturates, some op amps may draw excessive current and pull down the supplies, compromising rail-to-rail performance. Figure 2 shows the start-up characteristics of the LT6003/LT6004/LT6005 for three limiting cases. The circuits are shown in Figure 3. One circuit creates a positive offset forcing the output to come up saturated high. Another circuit creates a negative offset forcing the output to come up saturated low, while the last circuit brings the output up at 1/2 supply. In all cases, the supply current is well controlled and is not excessive when the output is on either rail.




Figure 2. Start-Up Characteristics





Figure 3. Circuits for Start-Up Characteristics


### **Adaptive Filter**

The circuit of Figure 4 shows the LT6005 applied as a micropower adaptive filter, which automatically adjusts the time constant depending on the signal level. Op amp A1 buffers the input onto the RC which has either a 1ms or 20ms time constant depending on the state of switch S1. The signal is then buffered to the output by op amp A2. Op amps A3 and A4 are configured as gain-of-40 difference amplifiers, gaining up the difference between the buffered input voltage and the output. When there is no difference, the outputs of A3 and A4 will be near zero. When a positive signal step is applied to the input, the output of A3 rises. When a negative signal step is applied to the input, the output of A4 rises. These voltages are fed to the LT6700-2 comparator which has a built in 400mV reference. If the input step exceeds 10mV, the output of the difference amplifiers will exceed 400mV and the comparator output (wired in OR gate fashion) falls low. This turns on S1, reducing the time constant and speeding up the settling. The overall effect is that the circuit provides "slow filtering" with "fast settling". Waveforms are shown in the accompanying photo, for a 100mV input step. The fast 1ms time constant is obvious in the output waveform, while the slow time constant is discernible as the slow ramping sections. That the slow time constant is discernible at all is due to delay time in the difference amplifier and comparator functions.



# APPLICATIONS INFORMATION





ADAPTIVE FILTER IMPROVES INHERENT TRADEOFF OF SETTLING TIME VS NOISE FILTERING. SMALL SIGNAL DC STEPS SETTLE WITH A 20ms TIME CONSTANT, FOR AN 8Hz NOISE BANDWIDTH. LARGE STEP SIGNALS (>10mV) CAUSE S1 TO TURN ON, SPEEDING UP THE TIME CONSTANT TO 1ms, FOR IMPROVED SETTLING. AS THE OUTPUT SETTLES BACK TO WITHIN 10mV, 51 TURNS OFF AGAIN, RESTORING THE 20ms TIME CONSTANT, FOR IMPROVED FILTERING.

600345 F04

Figure 4. Adaptive Filter





Figure 5. Precision 1.25µA Current Source

LINEAR


# PACKAGE DESCRIPTION


### DC Package 4-Lead Plastic DFN (2mm × 2mm)

(Reference LTC DWG # 05-08-1724 Rev A)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDEDED






- 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
  2. DRAWING NOT TO SCALE
  3. ALL DIMENSIONS ARE IN MILLIMETERS

3. DIMENSIONS ARE INCLUSIVE OF PLATING

- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

### S5 Package 5-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1635)



6. JEDEC PACKAGE REFERENCE IS MO-193





600345fb

# PACKAGE DESCRIPTION

### **DD Package** 8-Lead Plastic DFN (3mm × 3mm)

(Reference LTC DWG # 05-08-1698)





- NOTE.

  1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1)


  2. DRAWING NOT TO SCALE

  3. ALL DIMENSIONS ARE IN MILLIMETERS

- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- EXPOSED PAD SHALL BE SOLDER PLATED
   SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
   ON TOP AND BOTTOM OF PACKAGE

### **MS8 Package** 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660)



# PACKAGE DESCRIPTION

### **DHC Package** 16-Lead Plastic DFN (5mm × 3mm) (Reference LTC DWG # 05-08-1706)

R = 0.115 $0.40 \pm 0.10$ 5 00 +0 10 (2 SIDES)  $0.65 \pm 0.05$ TYP  $3.00 \pm 0.10$ (2 SIDES)  $3.50\pm 0.05$ 1.65 ±0.05  $1.65 \pm 0.10$  $\begin{array}{c|c} & \text{1.00} \pm 0.05 \\ & \text{(2 SIDES)} \\ 2.20 \pm 0.05 & \text{I} \end{array}$ (2 SIDES) PACKAGE OUTLINE PIN 1 PIN 1 TOP MARK (SEE NOTE 6) NOTCH -0.25 ± 0.05 0.200 REF 0.75 ±0.05 ·0.25 ± 0.05 ← 0.50 BSC <--- 0.50 BSC 4.40 + 0.10 $4.40 \pm 0.05$ (2 SIDES) (2 SIDES) 0.00 - 0.05 BOTTOM VIEW—EXPOSED PAD

#### NOTE:


1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WJED-1) IN JEDEC PACKAGE OUTLINE MO-229
2. DRAWING NOT TO SCALE

RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS

- 3. ALL DIMENSIONS ARE IN MILLIMETERS

- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH, MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE


### **GN Package** 16-Lead Plastic SSOP (Narrow .150 Inch) (Reference LTC DWG # 05-08-1641)





# TYPICAL APPLICATION

### Gain of -50 Ultra Low Power Precision Gas Sensor Amplifier



S1, S2 ARE NORMALLY CLOSED (N = LOW). S3 IS NORMALLY OPEN (N = LOW). A1's OUTPUT OFFSET IS STORED ON C1. WHEN A READING IS DESIRED, SWITCHES REVERSE STATE, AND A2 ACTS AS A DIFFERENCE AMPLIFIER FROM THE STORED OFFSET. NULL PHASE SHOULD BE ASSERTED 200ms OR MORE. A2 SETTLES 50ms AFTER READ PHASE IS ASSERTED, WITH WORST CASE ROOM TEMPERATURE DROOP RATE IS  $0.8\mu\text{V/ms}$  DOMINATED BY ANALOG SWITCH LEAKAGE CURRENT.

600345 TA02

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT1490A/LT1491A	50μA Dual/Quad Over-The-Top® Rail-to-Rail Input and Output Op Amps	950μV V <sub>OS(MAX)</sub> , Gain Bandwidth = 200kHz
LT1494/LT1495/ LT1496	1.5µA Max Single/Dual/Quad Over-The-Top Precision Rail-to-Rail Input and Output Op Amps	$375\mu V V_{OS(MAX)}$ , Gain Bandwidth = 2.7kHz
LT1672/LT1673/ LT1674	2μA Max, AV ≥ 5, Single/Dual/Quad Over-The-Top Precision Rail-to-Rail Input and Output Op Amps	Gain of 5 Stable, Gain Bandwidth = 12kHz
LT1782	Micropower, Over-The-Top, SOT-23, Rail-to-Rail Input and Output Op Amps	SOT-23, $800\mu V V_{OS(MAX)}$ , $I_S = 55\mu A_{(MAX)}$ , Gain Bandwidth = $200kHz$ , Shutdown Pin
LT2178/LT2179	17μA Dual/Quad Single Supply Op Amps	120μV V <sub>OS(MAX)</sub> , Gain Bandwidth = 60kHz
LT6000/LT6001/ LT6002	1.8V, 16µA Max Single/Dual/Quad Precision Rail-to-Rail Op Amps	600μV V <sub>OS(MAX)</sub> , Gain Bandwidth = 50kHz, Shutdown

Over-The-Top is a registered trademark of Linear Technology Corporation.

