

# CY2DL15110

# 1:10 Differential LVDS Fanout Buffer with Selectable Clock Input

#### Features

- Select one of two differential (LVPECL, LVDS, HCSL, or CML) input pairs to distribute to 10 LVDS output pairs
- Translate any single-ended input signal to 3.3 V LVDS level with resistor bias on INx# input
- 40-ps maximum output-to-output skew
- 600-ps maximum propagation delay
- 0.11-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset)
- Up to 1.5-GHz operation
- 32-pin thin quad flat pack (TQFP) package
- 2.5-V or 3.3-V operating voltage <sup>[1]</sup>
- Commercial and industrial operating temperature range

#### Logic Block Diagram

#### **Functional Description**

The CY2DL15110 is an ultra-low noise, low skew, low propagation delay 1:10 LVDS fanout buffer targeted to meet the requirements of high speed clock distribution applications. The CY2DL15110 can select between two separate differential (LVPECL, LVDS, HCSL, or CML) input clock pairs using the IN\_SEL pin. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 1.5 GHz.

For a complete list of related documentation, click here.



#### Note

1. Input AC-coupling capacitors are required for voltage-translation applications.

Cypress Semiconductor Corporation Document Number: 001-69398 Rev. \*G 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 13, 2017



# Contents

| Pinouts                      |  |
|------------------------------|--|
| Pin Definitions              |  |
| Absolute Maximum Ratings     |  |
| Operating Conditions         |  |
| DC Electrical Specifications |  |
| Thermal Resistance           |  |
| AC Electrical Specifications |  |
| Application Information      |  |
| Ordering Information         |  |
| Ordering Code Definitions    |  |
| Package Diagram              |  |
|                              |  |

| Acronyms                                | 12 |
|---|----|
| Document Conventions                    | 12 |
| Units of Measure                        | 12 |
| Document History Page                   | 13 |
| Sales, Solutions, and Legal Information | 14 |
| Worldwide Sales and Design Support      | 14 |
| Products                                | 14 |
| PSoC® Solutions                         | 14 |
| Cypress Developer Community             | 14 |
| Technical Support                       | 14 |





# Pinouts



# **Pin Definitions**

| Pin No.                                | Pin Name        | Pin Type | Description   |
|--|-----------------|----------|---|
| 1                                      | NC              |          | No connection   |
| 2                                      | IN_SEL          | Input    | Input clock select pin. Low-voltage complementary metal oxide semicon-<br>ductor (LVCMOS)/low-voltage transistor-transistor-logic (LVTTL).<br>When IN_SEL = Low, the IN0/IN0# differential input pair is active<br>When IN_SEL = High, the IN1/IN1# differential input pair is active |
| 3                                      | IN0             | Input    | Differential (LVPECL, HCSL, LVDS, or CML) input clock. Active when IN_SEL = Low.  |
| 4                                      | IN0#            | Input    | Differential (LVPECL, HCSL, LVDS, or CML) complementary input clock.<br>Active when IN_SEL = Low.   |
| 5                                      | V <sub>BB</sub> | Output   | LVDS reference voltage output   |
| 6                                      | IN1             | Input    | Differential (LVPECL, HCSL, LVDS, or CML) input clock. Active when IN_SEL = High.   |
| 7                                      | IN1#            | Input    | Differential (LVPECL, HCSL, LVDS, or CML) complementary input clock.<br>Active when IN_SEL = High.  |
| 8                                      | NC/GND          | NC       | Do not Connect or Ground  |
| 9, 25                                  | V <sub>SS</sub> | Power    | Ground  |
| 10, 12, 14, 17, 19, 21, 23, 26, 28, 30 | Q(0:9)#         | Output   | LVDS complementary output clocks  |
| 11, 13, 15, 18, 20, 22, 24, 27, 29, 31 | Q(0:9)          | Output   | LVDS output clocks  |
| 16, 32                                 | V <sub>DD</sub> | Power    | Power supply  |



# **Absolute Maximum Ratings**

| Parameter                       | Description   | Condition           | Min  | Max                                       | Unit |
|---------------------------------|---|---------------------|------|---|------|
| V <sub>DD</sub>                 | Supply voltage  | Nonfunctional       | -0.5 | 4.6                                       | V    |
| V <sub>IN</sub> <sup>[2]</sup>  | Input voltage, relative to $V_{SS}$                         | Nonfunctional       | -0.5 | lesser of 4.0<br>or V <sub>DD</sub> + 0.4 | V    |
| V <sub>OUT</sub> <sup>[2]</sup> | DC output or I/O Voltage, relative to $V_{SS}$              | Nonfunctional       | -0.5 | lesser of 4.0<br>or V <sub>DD</sub> + 0.4 | V    |
| Τ <sub>S</sub>                  | Storage temperature   | Nonfunctional       | -55  | 150                                       | °C   |
| ESD <sub>HBM</sub>              | Electrostatic discharge (ESD) protection (Human body model) | JEDEC STD 22-A114-B | 2000 | _   | V    |
| L <sub>U</sub>                  | Latch up  |                     |      | ceeds JEDEC S<br>B IC latch up te         |      |
| UL-94                           | Flammability rating   | At 1/8 in.          | V-0  |   |      |
| MSL                             | Moisture sensitivity level 3                                |                     |      | 3   |      |
| TJ                              | Junction temperature  |                     | -    | 135                                       | °C   |

# **Operating Conditions**

| Parameter            | Description   | Condition  | Min   | Max   | Unit |
|----------------------|---|--|-------|-------|------|
| V <sub>DD</sub>      | Supply voltage  | 2.5-V supply   | 2.375 | 2.625 | V    |
|                      |   | 3.3-V supply   | 3.135 | 3.465 | V    |
| T <sub>A</sub>       | Ambient operating temperature   | Commercial   | 0     | 70    | °C   |
|                      |   | Industrial   | -40   | 85    | °C   |
| t <sub>PU</sub>      | Power ramp time Power-up time for V <sub>DD</sub> to reach minimum supply voltage (power ramp must be monotonic.) |  | 0.05  | 500   | ms   |
| t <sub>startup</sub> | Start up time   | Time taken from V <sub>DD</sub> reaching<br>95% of its minimum supply<br>voltage to the device being<br>operational. | 1     | -     | ms   |



# **DC Electrical Specifications**

(V<sub>DD</sub> = 3.3 V ± 5% or 2.5 V ± 5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

| Parameter                      | Description   | Condition  | Min   | Max                   | Unit |
|--------------------------------|---|--|-------|-----------------------|------|
| I <sub>DD</sub>                | Operating supply current  | All LVDS outputs terminated with 100 $\Omega$ load $^{[3,4]}$                                    | _     | 125                   | mA   |
| V <sub>IH1</sub>               | Input high Voltage, LVDS input clocks, IN0, IN0#, IN1, and IN1# |  | -     | V <sub>DD</sub> + 0.3 | V    |
| V <sub>IL1</sub>               | Input low voltage, LVDS input clocks, IN0, IN0#, IN1, and IN1#  |  | -0.3  | -                     | V    |
| V <sub>IH2</sub>               | Input high voltage, IN_SEL                                      | V <sub>DD</sub> = 3.3 V  | 2.0   | V <sub>DD</sub> + 0.3 | V    |
| V <sub>IL2</sub>               | Input low voltage, IN_SEL                                       | V <sub>DD</sub> = 3.3 V  | -0.3  | 0.8                   | V    |
| V <sub>IH3</sub>               | Input high voltage, IN_SEL                                      | V <sub>DD</sub> = 2.5 V  | 1.7   | V <sub>DD</sub> + 0.3 | V    |
| V <sub>IL3</sub>               | Input low voltage, IN_SEL                                       | V <sub>DD</sub> = 2.5 V  | -0.3  | 0.7                   | V    |
| V <sub>ID</sub> <sup>[5]</sup> | Input differential amplitude                                    | See Figure 3 on page 7   | 0.4   | 0.8                   | V    |
| V <sub>ICM</sub>               | Input common mode voltage                                       | See Figure 3 on page 7   | 0.5   | V <sub>DD</sub> – 0.2 | V    |
| I <sub>IH</sub>                | Input high current, All inputs                                  | Input = $V_{DD}^{[6]}$   | _     | 150                   | μΑ   |
| IIL                            | Input low current, All inputs                                   | Input = $V_{SS}^{[6]}$   | -150  | _                     | μΑ   |
| V <sub>PP</sub>                | LVDS differential output voltage peak to peak, single-ended     | $V_{DD}$ = 3.3 V or 2.5 V,<br>R <sub>TERM</sub> = 100 Ω between Q and Q# pairs <sup>[3, 7]</sup> | 250   | 470                   | mV   |
| ΔV <sub>OCM</sub>              | Change in V <sub>OCM</sub> between complementary output states  | $V_{DD}$ = 3.3 V or 2.5 V,<br>R <sub>TERM</sub> = 100 Ω between Q and Q# pairs <sup>[3, 7]</sup> | -     | 50                    | mV   |
| V <sub>BB</sub>                | Output reference voltage  | 0 to 150 µA output current   | 1.125 | 1.375                 | V    |
| R <sub>P</sub>                 | Internal pull-up / pull-down resistance, LVCMOS logic input     | IN_SEL pin has pull-down only  | 60    | 140                   | kΩ   |
| C <sub>IN</sub>                | Input capacitance   | Measured at 10 MHz per pin   | _     | 3                     | pF   |

#### **Thermal Resistance**

| Parameter <sup>[8]</sup> | Description                              | Test Conditions   | 32-pin TQFP | Unit |
|--------------------------|--|---|-------------|------|
| $\theta_{JA}$            | <b>o</b>                                 | Test conditions follow standard test methods and procedures for measuring thermal impedance, in |             | °C/W |
| θ <sub>JC</sub>          | Thermal resistance<br>(junction to case) | accordance with EIA/JESD51.   | 14          | °C/W |

#### Notes

- Notes
  Refer to Figure 2 on page 7.
  I<sub>DD</sub> includes current that is dissipated externally in the output termination resistors.
  V<sub>ID</sub> minimum of 400 mV is required to meet all output AC Electrical Specifications. The device is functional with V<sub>ID</sub> minimum of greater than 200 mV.
  Positive current flows into the input pin, negative current flows out of the input pin.
  Refer to Figure 4 on page 7.
  These parameters are guaranteed by design and are not tested.



# **AC Electrical Specifications**

(V<sub>DD</sub> = 3.3 V ± 5% or 2.5 V ± 5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

| Parameter                                       | Description   | Condition   | Min | Тур | Max  | Unit   |
|---|---|---|-----|-----|------|--------|
| F <sub>IN</sub>                                 | Input frequency   | Differential input  | DC  | -   | 1.5  | GHz    |
|   |   | Single-ended CMOS input <sup>[9]</sup>  | DC  | -   | 250  | MHz    |
| F <sub>OUT</sub>                                | Output frequency  | F <sub>OUT</sub> = F <sub>IN</sub> , differential input   | DC  | -   | 1.5  | GHz    |
|   |   | F <sub>OUT</sub> = F <sub>IN</sub> , single-ended CMOS input <sup>[9]</sup>   | DC  | -   | 250  | MHz    |
| t <sub>PD</sub> <sup>[10]</sup>                 | Propagation delay input pair to output pair                     | Input rise/fall time < 1.5 ns (20% to 80%)  | -   | -   | 600  | ps     |
| t <sub>ODC</sub> <sup>[11]</sup>                | Output duty cycle   | 50% duty cycle at input<br>Frequency range up to 1 GHz, differential<br>input   | 48  | _   | 52   | %      |
|   |   | 50% duty cycle at input<br>Frequency range up to 250 MHz,<br>Single-ended CMOS input <sup>[9]</sup>   | 45  | -   | 55   | %      |
| t <sub>sк1</sub> [12]                           | Output-to-output skew   | Any output to any output, with same load conditions at DUT  | _   | -   | 40   | ps     |
| t <sub>SK1 D</sub> <sup>[12]</sup>              | Device-to-device output skew                                    | Any output to any output between two or<br>more devices. Devices must have the<br>same input and have the same output<br>load.                                | -   | _   | 150  | ps     |
| PN <sub>ADD</sub>                               | Additive RMS phase noise 156.25-MHz                             | Offset = 1 kHz  | -   | -   | -120 | dBc/Hz |
|   | input Rise/fall time < 150 ps (20% to 80%)<br>$V_{ID}$ > 400 mV | Offset = 10 kHz   | -   | —   | -135 | dBc/Hz |
|   |   | Offset = 100 kHz  | -   | —   | -135 | dBc/Hz |
|   |   | Offset = 1 MHz  | -   | -   | -150 | dBc/Hz |
|   |   | Offset = 10 MHz   | -   | -   | -154 | dBc/Hz |
|   |   | Offset = 20 MHz   | -   | -   | -155 | dBc/Hz |
| t <sub>JIT</sub> <sup>[13]</sup>                | Additive RMS phase jitter (Random)                              | 156.25 MHz, 12 kHz to 20 MHz offset;<br>input rise/fall time < 150 ps (20% to 80%),<br>V <sub>ID</sub> > 400 mV   | _   | -   | 0.11 | ps     |
| t <sub>R</sub> , t <sub>F</sub> <sup>[14]</sup> | Output rise/fall time, single-ended                             | 50% duty cycle at input,<br>20% to 80% of full swing (V <sub>OL</sub> to V <sub>OH</sub> )<br>Input rise/fall time < 1.5 ns (20% to 80%)<br>Measured at 1 GHz | _   | _   | 300  | ps     |

- Notes 9. Refer to Figure 10 on page 9. 10. Refer to Figure 5 on page 7. 11. Refer to Figure 6 on page 7. 12. Refer to Figure 7 on page 8. 13. Refer to Figure 8 on page 8. 14. Refer to Figure 9 on page 8.



#### Figure 2. LVDS Output Termination











Figure 5. Input to Any Output Pair Propagation Delay











Figure 7. Output-to-output and Device-to-device Skew





 $RMS \; Jitter \; \propto \; \sqrt{}$  Area Under the Masked Phase Noise Plot







#### **Application Information**

CY2DL15110 can be used with a single-ended CMOS input by biasing the Complementary Input Clock (INx#). "True" input pins (INx) of differential input pair can be fed with a single-ended CMOS input signal. The "complementary" input pin (INx#) of the same differential input pair can be biased with VREF.

Figure 10 shows the schematic which can be used to give single-ended CMOS input to the CY2DL15110.

The reference voltage VREF = VDD/2, is generated by the bias resistors R1, R2 and capacitor C0. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the VREF in the center of the input voltage swing. For example, if the input clock swing is 2.5 V and VDD = 3.3 V, VREF should be 1.25 V and R2/R1 = 0.609.



Figure 10. Application Example



# **Ordering Information**

| Part Number    | Туре                      | Production Flow             |
|----------------|---------------------------|-----------------------------|
| Pb-free        |                           |                             |
| CY2DL15110AZC  | 32-pin TQFP               | Commercial, 0 °C to 70 °C   |
| CY2DL15110AZCT | 32-pin TQFP tape and reel | Commercial, 0 °C to 70 °C   |
| CY2DL15110AZI  | 32-pin TQFP               | Industrial, –40 °C to 85 °C |
| CY2DL15110AZIT | 32-pin TQFP tape and reel | Industrial, –40 °C to 85 °C |

#### **Ordering Code Definitions**





#### Package Diagram

Figure 11. 32-pin TQFP (7 × 7 × 1.0 mm) A3210 Package Outline, 51-85063



51-85063 \*E



# Acronyms

| Acronym | Description  |
|---------|--|
| ESD     | electrostatic discharge                                |
| HBM     | human body model                                       |
| I/O     | input/output   |
| JEDEC   | joint electron devices engineering council             |
| LVDS    | low-voltage differential signal                        |
| LVCMOS  | low-voltage complementary metal oxide<br>semiconductor |
| LVTTL   | low-voltage transistor-transistor logic                |
| RMS     | root mean square                                       |
| TQFP    | thin quad flat pack                                    |

# **Document Conventions**

#### **Units of Measure**

| Symbol | Unit of Measure                  |  |  |  |
|--------|----------------------------------|--|--|--|
| °C     | degree Celsius                   |  |  |  |
| dBc    | decibels relative to the carrier |  |  |  |
| GHz    | gigahertz                        |  |  |  |
| Hz     | hertz                            |  |  |  |
| I/O    | input/output                     |  |  |  |
| kHz    | kilohertz                        |  |  |  |
| kΩ     | kilohm                           |  |  |  |
| μA     | microampere                      |  |  |  |
| mA     | milliampere                      |  |  |  |
| mm     | millimeter                       |  |  |  |
| ms     | millisecond                      |  |  |  |
| mV     | millivolt                        |  |  |  |
| MHz    | megahertz                        |  |  |  |
| ns     | nanosecond                       |  |  |  |
| Ω      | ohm                              |  |  |  |
| %      | percent                          |  |  |  |
| pF     | picofarad                        |  |  |  |
| ps     | picosecond                       |  |  |  |
| V      | volt                             |  |  |  |
| W      | watt                             |  |  |  |



# **Document History Page**

| Document Title: CY2DL15110, 1:10 Differential LVDS Fanout Buffer with Selectable Clock Input<br>Document Number: 001-69398 |         |                    |                    |  |
|--|---------|--------------------|--------------------|--|
| Revision   | ECN     | Orig. of<br>Change | Submission<br>Date | Description of Change  |
| **   | 3269680 | CXQ                | 06/02/2011         | New data sheet.  |
| *A   | 3292902 | СХQ                | 06/27/2011         | Minor edits in Logic Block Diagram (changed the OE resistor value from 100k to $R_p$ ).<br>Minor edits in Figure 2 and Figure 4 (Replaced "Q" and "Q#" with "Q <sub>X</sub> " and "Q <sub>X</sub> #").<br>Deleted the Notes "Refer to Figure 2." and "Refer to Figure 4." in page 7 and their references in Figure 2 and Figure 4.   |
| *B   | 3357978 | BASH               | 09/07/2011         | Updated Operating Conditions (Added a parameter t <sub>STARTUP</sub> and its details).<br>Updated Package Diagram.   |
| *C   | 3548521 | BASH               | 03/12/2012         | Changed status from Advance to Final.<br>Post to external web.   |
| *D   | 3979416 | PURU               | 04/23/2013         | Updated Logic Block Diagram (Removed OE related information).<br>Updated Pinouts (Removed OE related information).<br>Updated Pin Definitions (Replaced OE with NC/GND in "Pin Name" column<br>and also updated description accordingly).<br>Updated DC Electrical Specifications (Removed OE related information,<br>removed I <sub>OZ</sub> parameter and its details).  |
| *E   | 4592452 | ХНТ                | 12/10/2014         | Updated Features.<br>Updated Functional Description:<br>Modified input from LVDS to LVPECL, LVDS, HCSL, or CML.<br>Added "For a complete list of related documentation, click here." at the end.<br>Updated Pin Definitions.<br>Added Application Information.<br>Added Figure 10.<br>Added Junction temperature 135 °C and Thermal resistance 69 °C/W, in<br>Absolute Maximum Ratings.<br>Updated AC Electrical Specifications. Added output FIN, FOUT, and tODC spec<br>for Single-ended CMOS input. |
| *F   | 5275944 | PSR                | 06/02/2016         | Updated Absolute Maximum Ratings:<br>Removed $\theta_{JA}$ parameter and its details.<br>Added Thermal Resistance.<br>Updated Package Diagram:<br>spec 51-85063 – Changed revision from *D to *E.<br>Updated to new template.<br>Completing Sunset Review.   |
| *G   | 5965587 | AESATMP8           | 11/13/2017         | Updated logo and Copyright.  |

\_\_\_\_\_



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

| ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers | cypress.com/arm        |
|---|------------------------|
| Automotive  | cypress.com/automotive |
| Clocks & Buffers                                      | cypress.com/clocks     |
| Interface   | cypress.com/interface  |
| Internet of Things                                    | cypress.com/iot        |
| Memory  | cypress.com/memory     |
| Microcontrollers                                      | cypress.com/mcu        |
| PSoC  | cypress.com/psoc       |
| Power Management ICs                                  | cypress.com/pmic       |
| Touch Sensing   | cypress.com/touch      |
| USB Controllers                                       | cypress.com/usb        |
| Wireless Connectivity                                 | cypress.com/wireless   |

#### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2011-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.