

# 74FCT3807S

#### DATASHEET

#### Description


The 74FCT3807S is a low skew, single input to ten output, clock buffer. The 74FCT3807S has best in class additive phase Jitter of sub 50 fsec.

IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs.


#### Features

- Low additive phase jitter RMS: 50fs
- Low skew outputs (50ps)
- Packaged in 20-pin TSSOP, SSOP, QSOP and VFQFPN packages, Pb (lead) free
- Operating voltages of 1.8V to 3.3V
- Input/Output clock frequency up to 200 MHz
- Advanced, low power CMOS process
- Extended temperature range (-40°C to +105°C)

#### **Block Diagram**



### **Pin Assignments**



#### **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	ICLK	Input	Clock input.
2	GND	Power	Connect to ground.
3	Q0	Output	Clock output 0.
4	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.
5	Q1	Output	Clock output 1.
6	GND	Power	Connect to ground.
7	Q2	Output	Clock Output 2.
8	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.
9	Q3	Output	Clock Output 3.
10	GND	Power	Connect to ground.
11	Q4	Output	Clock Output 4.
12	Q5	Output	Clock Output 5.
13	GND	Power	Connect to ground.
14	Q6	Output	Clock Output 6.
15	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.
16	Q7	Output	Clock Output 7.
17	GND	Power	Connect to ground.
18	Q8	Output	Clock Output 8.
19	Q9	Output	Clock Output 9.
20	VDD	Power	Connect to +1.8V, +2.5 V, or +3.3 V.

#### **External Components**

A minimum number of external components are required for proper operation. A decoupling capacitor of  $0.01\mu$ F should be connected between VDD pins and GND pins, as close to the device as possible. A  $33\Omega$  series terminating resistor may be used on each clock output if the trace is longer than 1 inch.

To achieve the low output skew that the 74FCT3807S is capable of, careful attention must be paid to board layout. Essentially, all ten outputs must have identical terminations, identical loads and identical trace geometries. If they do not, the output skew will be degraded. For example, using a  $30\Omega$  series termination on one output (with  $33\Omega$  on the others) will cause at least 15 ps of skew.

#### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 74FCT3807S. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	3.465V
Outputs	-0.5 V to VDD+0.5 V
ICLK	3.465V
Ambient Operating Temperature (extended)	-40° to +105°C
Storage Temperature	-65° to +150°C
Junction Temperature	125°C
Soldering Temperature	260°C

#### **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature (extended)	-40		+105	°C
Power Supply Voltage (measured in respect to GND)	+1.71		+3.465	V

### **DC Electrical Characteristics**

(VDD = 1.8V, 2.5V, 3.3V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		1.71		1.89	V
Input High Voltage, ICLK	V <sub>IH</sub>	Note 1	0.7xVDD		VDD	V
Input Low Voltage, ICLK	V <sub>IL</sub>	Note 1			0.3xVDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -10 mA	1.3			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 10 mA			0.35	V
Operating Supply Current	IDD	No load, 135 MHz		35		mA
Nominal Output Impedance	Z <sub>O</sub>			17		Ω
Input Capacitance	C <sub>IN</sub>	ICLK		5		pF

VDD=1.8V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

Notes: 1. Nominal switching threshold is VDD/2

#### VDD=2.5 V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		2.375		2.625	V
Input High Voltage, ICLK	V <sub>IH</sub>	Note 1	0.7xVDD		VDD	V
Input Low Voltage, ICLK	V <sub>IL</sub>	Note 1			0.3xVDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -16 mA	1.8			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 16 mA			0.5	V
Operating Supply Current	IDD	No load, 135 MHz		45		mA
Nominal Output Impedance	Z <sub>O</sub>			17		Ω
Input Capacitance	C <sub>IN</sub>	ICLK		5		pF

#### VDD=3.3 V $\pm$ 5% , Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.15		3.45	V
Input High Voltage, ICLK	V <sub>IH</sub>	Note 1	0.7xVDD		VDD	V
Input Low Voltage, ICLK	V <sub>IL</sub>	Note 1			0.3xVDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -25 mA	2.2			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 25 mA			0.7	V
Operating Supply Current	IDD	No load, 135 MHz		55		mA
Nominal Output Impedance	Z <sub>O</sub>			17		Ω
Input Capacitance	C <sub>IN</sub>	ICLK		5		pF

### **AC Electrical Characteristics**

(VDD = 1.8V, 2.5V, 3.3V)

VDD = 1.8V ±5%, Ambient Temperature -40° to +105°C, unless stat	ted otherwise
---	---------------

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t <sub>OR</sub>	0.36 to 1.44 V, C <sub>L</sub> =5 pF		1.4	1.9	ns
Output Fall Time	t <sub>OF</sub>	1.44 to 0.36 V, C <sub>L</sub> =5 pF		1.4	1.9	ns
Propagation Delay		Note 1	1.5	2.5	4	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12kHz-20MHz			0.05	ps
Output to Output Skew		Rising edges at VDD/2, Note 2		50	65	ps
Device to Device Skew		Rising edges at VDD/2			200	ps
Start-up Time	t <sub>START-UP</sub>	Part start-up time for valid outputs after VDD ramp-up			2	ms

VDD = 2.5 V ±5%, Am	bient Temperature -40° to +105°	C, unless stated otherwise
---------------------	---------------------------------	----------------------------

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t <sub>OR</sub>	0.5 to 2.0 V, C <sub>L</sub> =5 pF		1.0	1.5	ns
Output Fall Time	t <sub>OF</sub>	2.0 to 0.5 V, C <sub>L</sub> =5 pF		1.0	1.5	ns
Propagation Delay		Note 1	1.8	2.5	4.5	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12kHz-20MHz			0.05	ps
Output to Output Skew		Rising edges at VDD/2, Note 2		50	65	ps
Device to Device Skew		Rising edges at VDD/2			200	ps
Start-up Time	t <sub>START-UP</sub>	Part start-up time for valid outputs after VDD ramp-up			2	ms

#### VDD = 3.3 V ±5%, Ambient Temperature -40° to +105°C, unless stated otherwise


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t <sub>OR</sub>	0.66 to 2.64 V, C <sub>L</sub> =5 pF		0.6	1.0	ns
Output Fall Time	t <sub>OF</sub>	2.64 to 0.66 V, C <sub>L</sub> =5 pF		0.6	1.0	ns
Propagation Delay		Note 1	1.5	2.5	4	ns
Buffer Additive Phase Jitter, RMS		125MHz, Integration Range: 12kHz-20MHz			0.05	ps
Output to Output Skew		Rising edges at VDD/2, Note 2		50	65	ps
Device to Device Skew		Rising edges at VDD/2			200	ps
Start-up Time	t <sub>START-UP</sub>	Part start-up time for valid outputs after VDD ramp-up			2	ms

Notes:


1. With rail to rail input clock

Between any 2 outputs with equal loading.
 Duty cycle on outputs will match incoming clock duty cycle. Consult IDT for tight duty cycle clock generators.

### **Test Load and Circuit**




### **Marking Diagrams**




Notes:


- 1. "LOT" denotes the lot number.
- 2. "XXX" denotes the lot number.
- 3. "YYWW" or "YWW" are the last digits of the year and week that the part was assembled.
- 4. "\$" denotes mark code.
- 5. "I" denotes extended temperature range device.
- 6. "AAA" denotes package code.







# Package Outline and Package Dimensions (20-pin TSSOP)



TITLE

E PG/PGC PACKAGE OUTLINE (PG OR PA TOPMARK CODE) 4.4 mm BODY WIDTH TSSOP .65

mm  www.IDT.com

Santa Clara, CA 95054 PHONE: (408) 727–6116 FAX: (408) 492–8674 2975 Stender Way

DO NOT SCALE DRAWING

SHEET 2 OF 3

C Size

PSC-4056


		ASHEET																		
ckag	e	Outl	ine and	d Pa	icka	ige l	Dir	ne	ns	IOr	IS, C	01	nt.	. (2	20 <sup>.</sup>	-pir	T:	SS	OF	<b>'</b> )
≒	10			$\land$		B	A	A		-										
THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION AA, AB-1, AB, AC, AD & AE	ALL DIMENSIONS ARE IN MILLIMETERS	THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP	LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT	detail of Pin 1 identifier is optional but must be located within the zone indicated	DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE	DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE	dimensions d and e1 are to be determined at datum plane $[-++-]$	DIMENSION E TO BE DETERMINED AT SEATING PLANE -C-	DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-	ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994	NOTES:									
														I	I	.19		4.30		6.40
													20	'	T	:22	.65 BSC	4.40	3.40 BSC	6.50
														. <u>1</u> 0	.10	.25 .25	77	4.50		6.60
																		4,6	ε	4.5

	I	I	.19	.19			6.40	.80	.05	I	MIN	JEUEC	JEDEC		
20	I	I	.22	I	.65 BSC	4.40	6.40 BSC	6.50	1.00	I	I	NOM	AC	C VARIATION	PG/PGG20
	.10	.10	.25	.30		4.50		6.60	1.05	.15	1.20	MAX		ION	3620
						4,6	ω	4,5				m		z	


90	5	94	03	02	REV	
ADDED PACKAGE CODE	ADD "GREEN" PGG NOMENCLATURE	ADDED TOPMARK TO TITLE	ADD 8 LD	ADD 14 & 16 LD	DESCRIP TION	REVISIONS
3/8/13	10/14/04	5/23/01	07/10/99	08/25/98	DATE	
RAC	TU VU		T. VU	T. VU	APPROVED	

# 

# Package Outline and Package Dimensions, cont. (20-pin TSSOP)



# Package Outline and Package Dimensions (20-pin QSOP)



REVISIONS

# () IDT

## Package Outline and Package Dimensions, cont. (20-pin QSOP)

ackaye =	ت ت			rau D	naye D						COII	(20-pin QSOP)
THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-137, VARIATION AB, AD, AE & AF. EXCEPTIONS: JEDEC DIMENSION A2 MAX IS .059	ALL DIMENSIONS ARE IN INCHES	THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED	LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT	THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP	DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 PER SIDE	DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE	DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE -H-	DIMENSION E TO BE DETERMINED AT SEATING PLANE -C-	DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-	ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982	NOTES:	JEDEC         VARIATION         N         N           AD         T         N         NAX         T           .061         .064         .068         .010         .055         .058         .061         11           .337         .342         .344         4,5         .150         .155         .157         4,6           20         20         .210         .210         .210         .211         .221
APPROVALS     DATE     TITLE     PC/PCG     PACKAGE     OUTLINE       DRAWN     .150°     BODY     WIDTH     QSOP       OHEOKED     .025°     PITCH     REV       SIZE     DRAWNG NO.     PSC-4040     05       DD NOT SCAF FRAWNG     SHEFT 2 OF 2     OF 2	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		.025 BSC 20		MIN MAX .274 .282	-					- P	AND PATTERN DIMENSIONS

T. VU S.SUE TU VU CK LEE

DCN 28047

02 02 04 05


ADD 28 LD CHANGE TO GSOP ADD "GREEN" PCG NOMENCLATURE CHANGE RADIUS DIM

DATE 08/15/95 12/15/99 10/08/04 11/15/11


REVISIONS DESCRIPTION


APPROVED

## Package Outline and Package Dimensions (20-pin SSOP)



1.25 REF





J∩ √J . 1 .⊣

RO

REDRAW TO JEDEC FORMAT

ADD 14 & 16 LD

08/25/98 03/15/95 5/23/01

٤ S ≥

() IDT



# Package Outline and Package Dimensions, cont. (20-pin SSOP)

THESE DIMENSIONS APPLY TO .10 AND .25 mm FROM THE	A LEAD WIDTH DIMENSIO DAMBAR PROTRUSION AT MAXIMUM MATERIAL RADIUS OR THE FOOT	A DETAIL OF PIN 1 IDE THE ZONE INDICATED	A DIMENSION E1 [ FLASH OR PROT	A DIMENSION D DO MOLD FLASH, PP	A DIMENSIONS D /	DIMENSION E TC	DATUMS -A-	1 ALL DIMENSIONIN	NOTES:	
THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP	LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .13 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT	PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN INDICATED	DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .20 mm PER SIDE	DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .20 mm PER SIDE	DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE	DIMENSION E TO BE DETERMINED AT SEATING PLANE -C-	AND TO BE DETERMINED AT DATUM PLANE	ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994		

	5.20	7.65	7.07	1.68	.05	1.73	MIN		JEDEC	
20	5.30	7.80	7.20	1.73	.13	1.86	NON	AE	VARIATION	PY/PYG20
	5.38	7.90	7.33	1.78	.21	1.99	MAX		ION	G20
	4,6	Ы	4,5				m	-0	z	

C	SIZE	CHECKED	DRAWN	APPROVALS DATE TIT	XXX± XXXX±	DECIMAL ANGULAR	UNLESS SPECIFIED
PSC-403	ZE DRAWING No.	5.3 mm BODY WIDTH SS(	(PY OR PV TOPMARK COL	TITLE PY/PYG PACKAGE OUTLINE	www.IDT.com FAX:	PHON PHON	

06	05	04	03	02
ADDED PACKAGE CODE	ADD "GREEN" PYG NOMENCLATURE	ADDED TOPMARK TO TITLE	ADD 14 & 16 LD	REDRAW TO JEDEC FORMAT
12/12	10/12	5/23	08/25	03/15

LOW SKEW 1 TO 10 CLOCK BUFFER


.65 BSC 30 5.85

BSC

.40

20

### Package Outline and Package Dimensions, cont. (20-pin SSOP)





REV

06 04 02 00 06 04 03 02

ADDED PACKAGE CODE

12/12/12

RC





# Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
74FCT3807SNDGI	see page 6	Tubes	20-pin VFQFPN	-40° to +105°C
74FCT3807SNDGI8		Tape and Reel	20-pin VFQFPN	-40° to +105°C
74FCT3807SPGGI		Tubes	20-pin TSSOP	-40° to +105°C
74FCT3807SPGGI8		Tape and Reel	20-pin TSSOP	-40° to +105°C
74FCT3807SQGI		Tubes	20-pin QSOP	-40° to +105°C
74FCT3807SQGI8		Tape and Reel	20-pin QSOP	-40° to +105°C
74FCT3807SPYGI		Tubes	20-pin SSOP	-40° to +105°C
74FCT3807SPYGI8		Tape and Reel	20-pin SSOP	-40° to +105°C

"G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

# **Revision History**

Rev.	Date	Originator	Description of Change
А	03/18/15	B. Chandhoke	Initial release.



#### **Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, CA 95138 USA

**Sales** 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com Tech Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

 74FCT3807SPGGI
 74FCT3807SPYGI8
 74FCT3807SNDGI8
 74FCT3807SQGI8
 74FCT3807SNDGI

 74FCT3807SQGI
 74FCT3807SPYGI
 74FCT3807SPGGI8
 74FCT3807SQGI
 74FCT3807SNDGI