

GENERAL DESCRIPTION

The ICS8302I-01 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer w/Complementary Output. The ICS8302I-01 has a single ended clock input. The single ended clock input accepts LVCMOS or LVTTL input levels. The ICS8302I-01 is characterized at full 3.3V for input V_{DD}, and mixed 3.3V and 2.5V for output operating supply modes (V_{DDO}). Guaranteed output and part-to-part skew characteristics make the ICS8302I-01 ideal for clock distribution applications demanding well defined performance and repeatability.

FEATURES

- Complementary LVCMOS / LVTTL output
- LVCMOS / LVTTL clock input accepts LVCMOS or LVTTL input levels
- Maximum output frequency: 250MHz
- Output skew: 165ps (maximum)
- Part-to-part skew: 800ps (maximum)
- Small 8 lead SOIC package saves board space
- Full 3.3V or 3.3V core/2.5V output supply modes
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free compliant packages

BLOCK DIAGRAM



PIN ASSIGNMENT

Vddo 🗌	1	8	Q
Vdd 🗌	2	7	GND
CLK	3	6	
GND 🗌	4	5	□nQ

ICS8302I-01 8-Lead SOIC 3.8mm x 4.8mm, x 1.47mm package body M Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 6	V _{DDO}	Power		Output supply pins.
2	V _{DD}	Power		Power supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4,7	GND	Power		Power supply ground.
5	nQ	Output		Complementary clock output. LVCMOS / LVTTL interface levels.
8	Q	Output		Clock output. LVCMOS / LVTTL interface levels.

NOTE: *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
C	Power Dissipation Capacitance	$V_{_{DD}}, V_{_{DDO}} = 3.465 V$		22		pF
C _{PD}	(per output)	$V_{DD} = 3.465$ V, $V_{DDO} = 2.625$ V		16		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{OUT}	Output Impedance		5	7	12	Ω



Absolute Maximum Ratings

Supply Voltage, V_{DD}	4.6V
Inputs, V _i	-0.5V to V_{DD} + 0.5 V
Outputs, V _o	-0.5V to V_{DDO} + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{JA}}$	112.7°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 3A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		3.135	3.3	3.465	V
V			3.135	3.3	3.465	V
V _{DDO}	Output Power Supply Voltage		2.375	2.5	3.465 2.625	V
I _{DD}	Power Supply Current				13	mA
I _{DDO}	Output Supply Current				4	mA

$\textbf{TABLE 3B. LVCMOS / LVTTL DC Characteristics, V_{DD} = 3.3V \pm 5\%, V_{DDO} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%, \text{ Ta} = -40^{\circ}\text{C to } 85^{\circ}\text{C}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
I _{IH}	Input High Current	CLK	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μA
I	Input Low Current	CLK	$V_{_{DD}} = 3.465 V, V_{_{IN}} = 0 V$	-5			μA
			$V_{\text{DDO}} = 3.465, 50\Omega \text{ to } V_{\text{DDO}}/2$	2.6		V	
V	Output High Voltage		V _{DDO} = 3.465, I _{OH} = -100μA	2.9			V
V _{OH}	Output High Voltage	3	$V_{_{DDO}}$ = 2.625, 50 Ω to $V_{_{DDO}}/2$	1.8			V
			V _{DDO} = 2.625, I _{OH} = -100µA	2.2			V
			V_{DDO} = 3.465, 50 Ω to $V_{\text{DDO}}/2$			0.5	V
V			$V_{_{DDO}} = 3.465, \ I_{_{OL}} = 100 \mu A$			0.2	V
V _{ol}	Output Low Voltage		V_{DDO} = 2.625, 50 Ω to $V_{\text{DDO}}/2$			0.5	V
			$V_{_{DDO}} = 2.625, I_{_{OL}} = 100 \mu A$			0.2	V



TABLE 4A. AC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1		1.8		2.7	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 4				165	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 4				800	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	300		800	ps
odo	Output Duty Ovela	<i>f</i> ≤ 133MHz	45		55	%
odc	Output Duty Cycle	133MHz < <i>f</i> ≤ 250MHz	40		60	%

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V_{DDO}/2.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 4B. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1		1.9		2.9	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 4				250	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 4				900	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	100		850	ps
a da	Outrast Durba Outralia	<i>f</i> ≤ 133MHz	45		55	%
odc	Output Duty Cycle	133MHz < <i>f</i> ≤ 250MHz	40		60	%

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DDO}/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



PARAMETER MEASUREMENT INFORMATION





RELIABILITY INFORMATION

Table 5. $\boldsymbol{\theta}_{\text{JA}} \text{vs.}$ Air Flow Table for 8 Lead SOIC

θ _{JA} by Velocity (•		
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

TRANSISTOR COUNT

The transistor count for ICS8302I-01 is: 322



PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC



TABLE 6. PACKAGE DIMENSIONS

	Milli	meters
SYMBOL	MINIMUN	MAXIMUM
Ν		8
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012



TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8302AMI-01	302AI01	8 lead SOIC	tube	-40°C to 85°C
8302AMI-01T	302AI01	8 lead SOIC	2500 tape & reel	-40°C to 85°C
8302AMI-01LF	302AI01L	8 lead "Lead-Free" SOIC	tube	-40°C to 85°C
8302AMI-01LFT	302AI01L	8 lead "Lead-Free" SOIC	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability. Integrated Device Technology, Inc. (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.



	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
A	Τ7	8 10	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/29/10		



We've Got Your Timing Solution.



6024 Silver Creek Valley Road San Jose, CA 95138

Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 Tech Support netcom@idt.com

© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA