

DATA SHEET

General Description

The ICS8413S06I is a PLL-based clock generator specifically designed for Cavium Networks Octeon II processors. This high performance device is optimized to generate the processor core reference clock, sRIO, XAUI, SGMII SerDes reference clocks and the clocks for both the Gigabit Ethernet MAC and PHY. The clock generator offers ultra low-jitter, low-skew clock outputs, and edge rates that easily meet the input requirements for the CN63XX and CN68XX series of processors. The output frequencies are generated from a 25MHz external input source or an external 25MHz parallel resonant crystal. The industrial temperature range of the ICS8413S06I supports telecommunication, networking, and storage requirements.

Applications


- Systems using Cavium Processors
- CPE Gateway Design
- Home Media Servers
- 802.11n AP or Gateway
- Soho Secure Gateway
- Soho SME Gateway
- Wireless Soho and SME VPN Solutions
- Wired and Wireless Network Security
- Web Servers and Exchange Servers

Features


- Six selectable 100MHz, 125MHz, 156.25MHz and 312.5MHz clocks for sRIO, XAUI, SGMII and HCSL interface levels
- One 125MHz RGMII clock (QG), LVCMOS/LVTTL interface levels
- One 50MHz processor core clock (QF), LVCMOS/LVTTL interface levels
- Two 25MHz QREF clocks, LVCMOS/LVTTL interface levels, 15Ω output impedance
- Selectable external crystal or differential (single-ended) input source
- Crystal oscillator interface designed for 25MHz, parallel resonant crystal
- Differential CLK, nCLK input pair that can accept: LVPECL, LVDS, LVHSTL, HCSL input levels
- Internal resistor bias on nCLK pin allows the user to drive CLK input with external single-ended (LVCMOS/ LVTTL) input levels
- Full 3.3V or mixed 3.3V core/2.5V output supply modes, (RGMII output and QREF outputs)
- Full 3.3V output supply mode, (HCSL and core clock outputs)
- -40°C to 85°C ambient operating temperature
- Lead-free (RoHS 6) packaging

Pin Assignment

1



Block Diagram



PU/PD denotes Pullup/Pulldown resistors

Pin Description and Pin Characteristic Tables

Table 1. Pin Descriptions

10 XTAL_OUT Input input input. 11 REF_SEL Input Pullup Input source control pin. See Table 3C. LVCMOS/LVTTL interface levels. 13, 24, 38 V _{DD} Power Core supply pins. 14 PLL_SEL Input Pulludown 15 CLK Input Pullup/	Number	Name	Ту	pe	Description
3 FSEL_A1 Input Pulldown Selects the QBx, nQBx output frequency. See Table 3A. LVCMOS/LVTTL interface levels. 6, FSEL_C1 Input Pulldown Selects the QBx, nQBx output frequency. See Table 3A. LVCMOS/LVTTL interface levels. 8 V_DDA Power Analog supply pin. 9, XTAL_IN, 1nput NTAL_OUT Input Pullup Input Source control pin. See Table 3C. LVCMOS/LVTTL interface levels. 11 PEF_SEL Input Pullup Input source control pin. See Table 3C. LVCMOS/LVTTL interface levels. 13, 24, 38 V_DD Power Core supply pins. 14 PLL_SEL Input Pullup PLL bypass control pin. See Table 3B. LVCMOS/LVTTL interface levels. 15 CLK Input Pulludown Non-inverting differential clock input. Inverting differential clock input. Interface levels. 18 VDDO_A Power Bank A (HCSL) output supply pin. 3.3 V supply. 19, 20 QA0, nQA0 Output Differential output pair. HCSL interface levels. 25 QE_B Input Pullup Differential output pair. HCSL interface levels. 26, 27 QB0, nQB0 Output Differential output pair. HCSL interface levels. 30 VDDO_B Power Bank B (HCSL) output supply pin. 3.3 V supply. 31 VDDO_C Power Bank B (HCSL) output supply pin. 3.3V supply. 31 VDDO_C Power Bank B (HCSL) output supply pin. 3.3V supply. 32, 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 QE_C Input Pullup Differential output pair. HCSL interface levels. 37 Input Pullup Pullup Connected to 3.3V to use any of the HCSL outputs. See Table 3D. LVCMOS/LVTTL interface levels. 38 QC1, nQC1 Output Differential output pair. HCSL interface levels. 39 nMR Input Pullup Pullup Connected to 3.0V to 20 interface levels. 39 nMR Input Pullup Pullup Differential output pair. HCSL interface levels.	1, 12, 23	GND	Power		Power supply ground.
FSEL_B1 Input Pulldown Pulldow		_	Input	Pulldown	
7 FSEL_C1 input Policy Pullup Analog supply pin. 9, XTAL IN, XTAL_OUT Input In			Input	Pulldown	
9, XTAL_IN, XTAL_OUT Input Pullup Input source control pin. See Table 3C. LVCMOS/LVTTL interface levels. 13, 24, 38 V _{DD} Power Core supply pins. 14 PLL_SEL Input Pullup Pullup PLL bypass control pin. See Table 3B. LVCMOS/LVTTL interface levels. 15 CLK Input Pullup Pullup Non-inverting differential clock input. Internal resistor bias to V _{DD} /2. 16 nCLK Input Pullup Inverting differential clock input. Internal resistor bias to V _{DD} /2. 17 OE_A Input Pullup LVCMOS/LVTTL interface levels. 18 V _{DDO_A} Power Bank (HCSL) output supply pin. 3.3 V supply. 19, 20 QA0, nQA0 Output Differential output pair. HCSL interface levels. 21, 22 QA1, nQA1 Output Differential output pair. HCSL interface levels. 25 OE_B Input Pullup CVCMOS/LVTTL interface levels. 26, 27 QB0, nQB0 Output Differential output pair. HCSL interface levels. 27 QB1, nQB1 Output Differential output pair. HCSL interface levels. 28, 29 QB1, nQB1 Output Differential output pair. HCSL interface levels. 30 V _{DDO_B} Power Bank B (HCSL) output supply pin. 3.3 V supply. 31 V _{DDO_C} Power Bank B (HCSL) output supply pin. 3.3 V supply. 32, 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 OE_C Input Pullup Differential output pair. HCSL interface levels. 37 Input Pullup Differential output pair. HCSL interface levels. 38 QC0, nQC0 Output Differential output pair. HCSL interface levels. 39 AC1, nQC1 Output Differential output pair. HCSL interface levels. 30 CO, nQC0 Output Differential output pair. HCSL interface levels. 31 VDDC_C Power Bank C (HCSL) output and HCSL outputs. See Table 3D. LVCMOS/LVTTL interface levels. 32, 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 DE_C Input Pullup LVCMOS/LVTTL interface levels. 37 LREF Input Pullup LVCMOS/LVTTL interface levels. 4 Active LOW Master Reset. When logic LOW, the internal dividers are reseasing the t			Input	Pulldown	
10 XTAL_OUT Input input input. 11 REF_SEL Input Pullup Input source control pin. See Table 3C. LVCMOS/LVTTL interface levels. 13, 24, 38 V _{DD} Power Core supply pins. 14 PLL_SEL Input Pulludown 15 CLK Input Pullup/	8	V _{DDA}	Power		Analog supply pin.
13, 24, 38			Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
14 PLL_SEL Input Pullup PLL bypass control pin. See Table 3B. LVCMOS/LVTTL interface levels. 15 CLK Input Pulldown Non-inverting differential clock input. 16 nCLK Input Pullup/ Pulldown Inverting differential clock input. Internal resistor bias to V _{DD} /2. 17 OE_A Input Pullup LVCMOS/LVTTL interface levels. 18 V _{DDO_A} Power Bank A CHCSL) output enable for Bank A outputs. See Table 3D. LVCMOS/LVTTL interface levels. 18 V _{DDO_A} Power Bank A (HCSL) output supply pin. 3.3 V supply. 19, 20 QA0, nQA0 Output Differential output pair. HCSL interface levels. 21, 22 QA1, nQA1 Output Differential output pair. HCSL interface levels. 25 OE_B Input Pullup CHCMOS/LVTTL interface levels. 26, 27 QB0, nQB0 Output Differential output pair. HCSL interface levels. 28, 29 QB1, nQB1 Output Differential output pair. HCSL interface levels. 30 V _{DDO_B} Power Bank B (HCSL) output supply pin. 3.3V supply. 31 V _{DDO_C} Power Bank B (HCSL) output and HCSL reference circuit supply pin. Must be connected to 3.3V to use any of the HCSL outputs. 32, 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 OE_C Input Pullup CHCMOS/LVTTL interface levels. 27 Active HIGH output pair. HCSL interface levels. 38 OE_C Input Pullup Differential output pair. HCSL interface levels. 39 Active HIGH output pair. HCSL interface levels. 30 Active HIGH output pair. HCSL interface levels. 31 LYCMOS/LVTTL interface levels. 32 Active HIGH output pair. HCSL interface levels. 34 Active HIGH output pair. HCSL interface levels. 35 Active HIGH output pair. HCSL interface levels. 36 Active HIGH output pair. HCSL interface levels. 37 Active LOW Master Reset. When logic LOW, the internal dividers are rese causing the true outputs QX to go low and the inverted outputs RX to go low, when logic HIGH, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.	11	REF_SEL	Input	Pullup	Input source control pin. See Table 3C. LVCMOS/LVTTL interface levels.
15 CLK Input Pulldown Non-inverting differential clock input. 16 nCLK Input Pullup/ Pulldown Inverting differential clock input. Internal resistor bias to V _{DD} /2. 17 OE A Input Pullup Active HIGH output enable for Bank A outputs. See Table 3D. LVCMOS/LVTTL interface levels. 18 V _{DDO A} Power Bank A (HCSL) output supply pin. 3.3 V supply. 19, 20 QA0, nQA0 Output Differential output pair. HCSL interface levels. 21, 22 QA1, nQA1 Output Differential output pair. HCSL interface levels. 25 OE B Input Pullup Active HIGH output enable for Bank B outputs. See Table 3D. LVCMOS/LVTTL interface levels. 26, 27 QB0, nQB0 Output Differential output pair. HCSL interface levels. 30 V _{DDO B} Power Differential output pair. HCSL interface levels. 31 V _{DDO C} Power Bank B (HCSL) output supply pin. 3.3V supply. 32 Say 3 QC0, nQC0 Output Differential output pair. HCSL interface levels. 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 OE C Input Pullup Active HIGH output enable for Bank C outputs. 37 IREF Input Pullup Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. Active HIGH output enable for differential current-mode QAx:QCx, nQAx:QCx outputs. Active LOW Master Reset. When logic LOW, the internal dividers are rese causing the true outputs Qx to go low and the inverted outputs nQx to go input. When logic HIGH, the index dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.	13, 24, 38	V _{DD}	Power		Core supply pins.
16 nCLK Input Pullup/ Pulldown Inverting differential clock input. Internal resistor bias to V _{DD} /2. 17 OE_A Input Pullup Active HIGH output enable for Bank A outputs. See Table 3D. LVCMOS/LVTTL interface levels. 18 V _{DDO_A} Power Bank A (HCSL) output supply pin. 3.3 V supply. 19, 20 QA0, nQA0 Output Differential output pair. HCSL interface levels. 21, 22 QA1, nQA1 Output Pullup Pullup Active HIGH output enable for Bank B outputs. See Table 3D. LVCMOS/LVTTL interface levels. 26, 27 QB0, nQB0 Output Differential output pair. HCSL interface levels. 28, 29 QB1, nQB1 Output Differential output pair. HCSL interface levels. 30 V _{DDO_B} Power Bank B (HCSL) output supply pin. 3.3V supply. 31 V _{DDO_C} Power Bank B (HCSL) output supply pin. 3.3V supply. 31 V _{DDO_C} Power Bank B (HCSL) output and HCSL reference circuit supply pin. Must be connected to 3.3V to use any of the HCSL outputs. 32, 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 OE_C Input Pullup Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. 37 I _{REF} Input Pullup Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. Active HIGH output enable for Bank C outputs are enabled. LVCMOS/LVTTL interface levels.	14	PLL_SEL	Input	Pullup	PLL bypass control pin. See Table 3B. LVCMOS/LVTTL interface levels.
17 OE_A Input Pullup Active HIGH output enable for Bank A outputs. See Table 3D. LVCMOS/LVTTL interface levels.	15	CLK	Input	Pulldown	Non-inverting differential clock input.
17	16	nCLK	Input	•	Inverting differential clock input. Internal resistor bias to V _{DD} /2.
19, 20 QA0, nQA0 Output Differential output pair. HCSL interface levels. 21, 22 QA1, nQA1 Output Differential output pair. HCSL interface levels. 25 OE_B Input Pullup Active HIGH output enable for Bank B outputs. See Table 3D. LVCMOS/LVTTL interface levels. 26, 27 QB0, nQB0 Output Differential output pair. HCSL interface levels. 28, 29 QB1, nQB1 Output Differential output pair. HCSL interface levels. 30 V _{DDO_B} Power Bank B (HCSL) output supply pin. 3.3V supply. 31 V _{DDO_C} Power Bank C (HCSL) output and HCSL reference circuit supply pin. Must be connected to 3.3V to use any of the HCSL outputs. 32, 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 OE_C Input Pullup Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. External fixed precision resistor (475Ω) from this pin to ground provides a reference current used for differential current-mode QAx:QCx, nQAx:QCx outputs. Active LOW Master Reset. When logic LOW, the internal dividers are resect causing the true outputs Qx to go low and the inverted outputs nQx to go low and the	17	OE_A	Input	Pullup	
21, 22 QA1, nQA1 Output Differential output pair. HCSL interface levels. 25 OE_B Input Pullup Active HIGH output enable for Bank B outputs. See Table 3D. LVCMOS/LVTTL interface levels. 26, 27 QB0, nQB0 Output Differential output pair. HCSL interface levels. 28, 29 QB1, nQB1 Output Differential output pair. HCSL interface levels. 30 VDDO_B Power Bank B (HCSL) output supply pin. 3.3V supply. 31 VDDO_C Power Bank C (HCSL) output and HCSL reference circuit supply pin. Must be connected to 3.3V to use any of the HCSL outputs. 32, 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 OE_C Input Pullup Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. 37 I_REF Input External fixed precision resistor (475Ω) from this pin to ground provides a reference current used for differential current-mode QAx:QCx, nQAx:QCx outputs. 39 nMR Input Pullup Active LOW Master Reset. When logic LOW, the internal dividers are resectaining the true outputs Qx to go low and the inverted outputs are enabled. LVCMOS/LVT	18	V _{DDO_A}	Power		Bank A (HCSL) output supply pin. 3.3 V supply.
DE_B Input Pullup Active HIGH output enable for Bank B outputs. See Table 3D. LVCMOS/LVTTL interface levels.	19, 20	QA0, nQA0	Output		Differential output pair. HCSL interface levels.
LVCMOS/LVTTL interface levels.	21, 22	QA1, nQA1	Output		Differential output pair. HCSL interface levels.
28, 29 QB1, nQB1 Output Differential output pair. HCSL interface levels. 30 VDDO_B Power Bank B (HCSL) output supply pin. 3.3V supply. 31 VDDO_C Power Bank C (HCSL) output and HCSL reference circuit supply pin. Must be connected to 3.3V to use any of the HCSL outputs. 32, 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 OE_C Input Pullup Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. 37 IREF Input External fixed precision resistor (475Ω) from this pin to ground provides a reference current used for differential current-mode QAx:QCx, nQAx:QCx outputs. 39 nMR Input Pullup Active LOW Master Reset. When logic LOW, the internal dividers are resect causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic HIGH, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.	25	OE_B	Input	Pullup	
Bank B (HCSL) output supply pin. 3.3V supply. 31	26, 27	QB0, nQB0	Output		Differential output pair. HCSL interface levels.
Power Bank C (HCSL) output and HCSL reference circuit supply pin. Must be connected to 3.3V to use any of the HCSL outputs. 32, 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 OE_C Input Pullup Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. 37 IREF Input External fixed precision resistor (475Ω) from this pin to ground provides a reference current used for differential current-mode QAx:QCx, nQAx:QCx outputs. 39 NMR Input Pullup Active LOW Master Reset. When logic LOW, the internal dividers are resect causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic HIGH, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.	28, 29	QB1, nQB1	Output		Differential output pair. HCSL interface levels.
connected to 3.3V to use any of the HCSL outputs. 32, 33 QC0, nQC0 Output Differential output pair. HCSL interface levels. 34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 OE_C Input Pullup Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. 37 I _{REF} Input External fixed precision resistor (475Ω) from this pin to ground provides a reference current used for differential current-mode QAx:QCx, nQAx:QCx outputs. Active LOW Master Reset. When logic LOW, the internal dividers are rese causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic HIGH, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.	30	V_{DDO_B}	Power		Bank B (HCSL) output supply pin. 3.3V supply.
34, 35 QC1, nQC1 Output Differential output pair. HCSL interface levels. 36 OE_C Input Pullup Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. 37 IREF Input External fixed precision resistor (475Ω) from this pin to ground provides a reference current used for differential current-mode QAx:QCx, nQAx:QCx outputs. 39 nMR Input Pullup Active LOW Master Reset. When logic LOW, the internal dividers are resectausing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic HIGH, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.	31	V _{DDO_C}	Power		
36 OE_C Input Pullup Active HIGH output enable for Bank C outputs. See Table 3D. LVCMOS/LVTTL interface levels. 37 I _{REF} Input External fixed precision resistor (475Ω) from this pin to ground provides a reference current used for differential current-mode QAx:QCx, nQAx:QCx outputs. 39 nMR Input Pullup Active LOW Master Reset. When logic LOW, the internal dividers are rese causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic HIGH, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.	32, 33	QC0, nQC0	Output		Differential output pair. HCSL interface levels.
Se DE_C Input Pullup LVCMOS/LVTTL interface levels. External fixed precision resistor (475Ω) from this pin to ground provides a reference current used for differential current-mode QAx:QCx, nQAx:QCx outputs. Active LOW Master Reset. When logic LOW, the internal dividers are resecusing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic HIGH, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.	34, 35	QC1, nQC1	Output		Differential output pair. HCSL interface levels.
Input reference current used for differential current-mode QAx:QCx, nQAx:QCx outputs. Active LOW Master Reset. When logic LOW, the internal dividers are resect causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic HIGH, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.	36	OE_C	Input	Pullup	
nMR Input Pullup causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic HIGH, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.	37	I _{REF}	Input		External fixed precision resistor (475 Ω) from this pin to ground provides a reference current used for differential current-mode QAx:QCx, nQAx:QCx outputs.
40 V _{DDO F} Power QF output supply pin. 3.3V supply.	39	nMR	Input	Pullup	high. When logic HIGH, the internal dividers and the outputs are enabled.
	40	V _{DDO_F}	Power		QF output supply pin. 3.3V supply.

Number	Name	Туре		Description
41	QF	Output		Single-ended output. 3.3V LVCMOS/LVTTL interface levels.
42	V_{DDO_G}	Power		QG output supply pin. 3.3V or 2.5V supply.
43	QG	Output		Single-ended output. 3.3V or 2.5V LVCMOS/LVTTL interface levels.
44	OE_G	Input	Pullup	Active HIGH output enable for Bank G output. See Table 3E. LVCMOS/LVTTL interface levels.
45	OE_REF	Input	Pullup	Active HIGH output enable for QREF[0:1] outputs. See Table 3F. LVCMOS/LVTTL interface levels.
46, 47	QREF0, QREF1	Output		Single-ended output QREFx outputs. 3.3V or 2.5V LVCMOS/LVTTL interface levels.
48	V _{DDO_QREF}	Power		QREF output supply pin. 3.3V or 2.5V supply.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input CLK, nCLK Capacitance Control Pins				2		pF
					4		pF
R _{PULLUP}	Input Pullup R	esistor			51		kΩ
R _{PULLDOWN}	Input Pulldown	n Resistor			51		kΩ
R _{OUT}	Output	QF, QG, QREF[0:1]	$V_{DDO_F} = V_{DDO_G} = V_{DDO_QREF} = 3.3V$		15		Ω
	Impedance QG, QREF[0:1]		$V_{\rm DDO_QREF}$ $V_{\rm DDO_G}$ = 2.5V		21		Ω

Function Tables

Table 3A. FSEL_X Control Input Function Table

Input	Output Frequency
FSEL_X[0:1]	QAx:QCx, nQAx:nQCx
00 (default)	100MHz
01	125MHz
10	156.25MHz
11	312.50MHz

NOTE: FSEL_X denotes FSEL_A, _B, _C.

NOTE: Any two outputs operated at the same frequency will be

synchronous.

Table 3B. PLL_SEL Control Input Function Table

Input	
PLL_SEL	Operation
0	PLL Bypass
1 (default)	PLL Mode

Table 3C. REF_SEL Control Input Function Table

Input	
REF_SEL	Clock Source
0	CLK, nCLK
1 (default)	XTAL_IN, XTAL_OUT

Table 3D. OE_[A:C] Control Input Function Table

Input	Outputs
OE_[A:C]	QAx:QCx, nQAx:QCx
0	High-Impedance
1 (default)	Enabled

Table 3E. OE_G Control Input Function Table

Input	Outputs
OE_G	QG
0	High-Impedance
1 (default)	Enabled

Table 3F. OE_REF Control Input Function Table

Input	Output
OE_REF	QREF[0:1]
0	High-Impedance
1 (default)	Enabled

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{DD}	4.6V
Inputs, V _I XTAL_IN Other Inputs	0V to V _{DD} -0.5V to V _{DD} + 0.5V
Outputs, V _O (LVCMOS, HCSL)	-0.5V to V _{DDO_X} + 0.5V
Package Thermal Impedance, θ_{JA}	30.5°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDO_X} = 3.3V \pm 5\%$ or $V_{DD} = 3.3V \pm 5\%$, $V_{DDO_G} = V_{DDO_QREF} = 2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		V _{DD} - 0.16	3.3	V_{DD}	V
V_{DDO_X}	Output Supply Voltage		3.135	3.3	3.465	V
V _{DDO_G} , V _{DDO_QREF}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				86	mA
I _{DDA}	Analog Supply Current	,			16	mA
I _{DDO_A} + I _{DDO_B} + I _{DDO_C}	HCSL 3.3V Output Supply Current	No Load, CLK selected			17	mA
I _{DDO_F} + I _{DDO_G} + I _{DDO_QREF}	LVCMOS 3.3V Output Supply Current	No Load, CLK selected			30	mA
I _{DDO_G} + I _{DDO_QREF}	LVCMOS 2.5V Output Supply Current	No Load, CLK selected			15	mA

NOTE: V_{DDO_X} denotes $V_{DDO_(A:C)}$, V_{DDO_F} , V_{DDO_G} , V_{DDO_QREF} .

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO_X} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Paramete	er	Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High	n Voltage		2.2		V _{DD} + 0.3	V
V _{IL}	Input Low	Voltage		-0.3		0.8	V
	Input	FSEL_A[0:1], FSEL_B[0:1], FSEL_C[0:1]	V _{DD} = V _{IN} = 3.465V			150	μA
I _{IH}	High Current	REF_SEL, PLL_SEL, OE_REF, OE_A, OE_B, OE_C, OE_G, nMR	V _{DD} = V _{IN} = 3.465V			10	uA
	Input Low Current	FSEL_A[0:1], FSEL_B[0:1], FSEL_C[0:1]	V _{DD} = 3.465V, V _{IN} = 0V	-10			μΑ
I _{IL}		REF_SEL, PLL_SEL, OE_REF, OE_A, OE_B, OE_C, OE_G, nMR	V _{DD} = 3.465V, V _{IN} = 0V	-150			uA
V	Output High Voltage		$I_{OH} = -12\text{mA},$ $V_{DDO_F}, V_{DDO_G}, V_{DDO_QREF}$ $= 3.465\text{V}$	2.6			V
V _{OH}			I_{OH} = -12mA, V_{DDO_G} , V_{DDO_QREF} = 2.625V	1.8			V
V _{OL}	Output Lo	w Voltage	$I_{OL} = 12\text{mA},$ $V_{DDO_F}, V_{DDO_G}, V_{DDO_QREF}$ $= 3.465V \text{ or }$ $V_{DDO_G}, V_{DDO_QREF} =$ $2.625V$			0.6	V

NOTE: V_{DDO_X} denotes V_{DDO_F} , V_{DDO_G} , V_{DDO_QREF} .

Table 4C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%, \ T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	CLK, nCLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-10			μΑ
'IL	Input Low Current	nCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input V	oltage; NOTE 1		0.15		1.3	V
V _{CMR}	Common Mode Input NOTE 1, 2	Voltage;		0.5		V _{DD} – 0.85	V

NOTE 1: $V_{\rm IL}$ should not be less than -0.3V. NOTE 2. Common mode voltage is defined as $V_{\rm IH}$.

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation Fundamental					
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.

 $\label{eq:table 6. Input Frequency Characteristics, V_DD = 3.3V ± 5\%, V_{DDO_[A:D]} = V_{DDO_QF} = V_{DDO_QG} = 3.3V \pm 5\%; or V_{DD} = 3.3V \pm 5\%, V_{DDO_G} = V_{DDO_QREF} = 2.5V \pm 5\%, T_A = -40^{\circ}C \ to \ 85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
E	Input	CLK, nCLK			25		MHz
FIN	Frequency	XTAL_IN, XTAL_OUT			25		MHz

AC Electrical Characteristics

Table 7A. AC Characteristics, $V_{DD}=V_{DDO_[A:C]}=V_{DDO_F}=3.3V\pm5\%$; or $V_{DD}=3.3V\pm5\%$, $V_{DDO_G}=V_{DDO_QREF}=2.5V\pm5\%$, $T_A=-40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Output Configurations	Outputs	Minimum	Typical	Maximum	Units
		QAx, $nQAx = 100MHz$,	QAx, nQAx		3	4	ps
		QBx, $nQBx = 125MHz$,	QBx, nQBx		3	4	ps
R_{J}	Random Jitter; NOTE 1	QCx, $nQCx = 156.25MHz$, QF = 50MHz,	QCx, nQCx		3	5	ps
		QG = 125MHz,	QF		3	4	ps
		QREF0 = QREF1 = Enabled	QG		4	6	ps
	QAx, nQAx = 100MHz, QBx, nQBx = 125MHz,	QAx, nQAx		26	55	ps	
		QBx, nQBx		43	90	ps	
D_J	D _J Deterministic Jitter; NOTE 1	QCx, nQCx = 156.25MHz, QF = 50MHz, QG = 125MHz, QREF0 = QREF1 = Enabled	QCx, nQCx		48	80	ps
			QF		58	134	ps
			QG		147	246	ps
		QAx, $nQAx = 100MHz$,	QAx, nQAx		0.66	1.00	ps
	RMS Phase Jitter,	QBx, $nQBx = 125MHz$,	QBx, nQBx		0.65	0.98	ps
tjit(Ø)	(Random) Integration Range:		QCx, nQCx		0.64	0.97	ps
	(12kHz to 20MHz)		QF		0.87	1.30	ps
			QG		0.77	1.19	ps

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Refer to Applications Section for peak-to-peak jitter calculations.

NOTE 1: Measured using a Wavecrest SIA-3000.

Table 7B. AC Characteristics, $V_{DD}=V_{DDO_[A:C]}=V_{DDO_F}=3.3V\pm5\%;$ or $V_{DD}=3.3V\pm5\%,$ $V_{DDO_G}=V_{DDO_QREF}=2.5V\pm5\%,$ $T_A=-40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Output Configurations	Outputs	Minimum	Typical	Maximum	Units
		04 04 05 05 4004	QAx, nQAx		3	4	ps
		QAx, $nQAx$; QBx, $nQBx = 100MHz$, QCx, $nQCx = 156.25MHz$,	QBx, nQBx		3	4	ps
R_{J}	Random Jitter; NOTE 1	QF = 50MHz,	QCx, nQCx		3	5	ps
	110121	QG = 125MHz,	QF		3	4	ps
		QREF0 = QREF1 = Enabled	QG		3	4	ps
		QAx, nQAx = 100MHz, QBx, nQBx = 100MHz, QCx, nQCx = 156.25MHz, QF = 50MHz,	QAx, nQAx		33	65	ps
			QBx, nQBx		27	60	ps
D_J	Deterministic Jitter; NOTE 1		QCx, nQCx		62	100	ps
	QG = 125MHz,	QF		88	182	ps	
		QREF0 = QREF1 = Enabled	QG		175	310	ps
		QAx, nQAx = 100MHz,	QAx, nQAx		0.65	0.95	ps
	RMS Phase Jitter,	QBx, $nQBx = 100MHz$,	QBx, nQBx		0.64	0.96	ps
tjit(Ø)	(Random)	ntegration Range: QF = 50MHz,	QCx, nQCx		0.63	0.97	ps
	(12kHz to 20MHz)		QF		0.86	1.31	ps
			QG		0.78	1.22	ps

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Refer to Applications Section for peak-to-peak jitter calculations.

NOTE 1: Measured using a Wavecrest SIA-3000.

Table 7C. AC Characteristics, $V_{DD} = V_{DDO_[A:C]} = V_{DDO_F} = 3.3V \pm 5\%$; or $V_{DD} = 3.3V \pm 5\%$, $V_{DDO_G} = V_{DDO_QREF} = 2.5V \pm 5\%$, $V_{DDO_QREF} = 2.5V \pm 5\%$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V_{RB}	Ring-Back Voltage Margin; NOTE 1, 2	Q[Ax:Cx], nQ[Ax:Cx]		-100		100	mV
t _{STABLE}	Time before V _{RB} is allowed; NOTE 1, 2	Q[Ax:Cx], nQ[Ax:Cx]		500			ps
V_{MAX}	Absolute Max Output Voltage; NOTE 3, 4	Q[Ax:Cx], nQ[Ax:Cx]				1150	mV
V_{MIN}	Absolute Min Output Voltage; NOTE 3, 5	Q[Ax:Cx], nQ[Ax:Cx]		-300			mV
V _{CROSS}	Absolute Crossing Voltage; NOTE 3, 6, 7	Q[Ax:Cx], nQ[Ax:Cx]		250		550	mV
$\Delta V_{ ext{CROSS}}$	Total Variation of V _{CROSS} over All Edges; NOTE 3, 6, 8	Q[Ax:Cx], nQ[Ax:Cx]				140	mV
t _{SLEW+}	Rising Edge Rate; NOTE 1, 9	Q[Ax:Cx], nQ[Ax:Cx]		0.6		5.5	V/ns
t _{SLEW-}	Falling Edge Rate; NOTE 1, 9	Q[Ax:Cx], nQ[Ax:Cx]		0.6		5.5	V/ns
odc	Output Duty Cycle	Q[Ax:Cx], nQ[Ax:Cx]		48		52	%
tjit(Ø)	RMS Phase Jitter, (Random)	QREF[0:1]	25MHz, Integration Range: (10kHz to 5MHz)		0.69	0.98	ps
		QF	20% to 80%	400		1400	ps
t _R /t _F	Output Rise/Fall Time	QG	20% to 80%	400		1400	ps
		QREF[0:1]	20% to 80%	300		1400	ps
		QF	measured at V _{DDO_F} /2	48		52	%
odc	Output Duty Cycle	QG	measured at V _{DDO_G} /2	45		55	%
		QREF[0:1]	measured at V _{DDO_QREF} /2	45		55	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measurement taken from differential waveform.

NOTE 2: t_{STABLE} is the time the differential clock must maintain a minimum ± 150 mV differential voltage after rising/falling edges before it is allowed to drop back into the V_{RB} ± 100 mV range. See Parameter Measurement Information Section.

NOTE 3: Measurement taken from single-ended waveform.

NOTE 4: Defined as the maximum instantaneous voltage including overshoot. See Parameter Measurement Information Section.

NOTE 5: Defined as the minimum instantaneous voltage including undershoot. See Parameter Measurement Information Section.


NOTE 6: Measured at the crossing point where the instantaneous voltage value of the rising edge of Q[Ax:Cx] equals the falling edge of nQ[Ax:Cx].

NOTE 7: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.


NOTE 8: Defined as the total variation of all crossing voltages of rising Q[Ax:Cx] and falling nQ[Ax:Cx]. This is the maximum allowed variance in Vcross for any particular system.

NOTE 9: Measured from -150mV to +150mV on the differential waveform (derived from Q[Ax:Cx] minus nQ[Ax:Cx]). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing.


Typical Phase Noise at 156.25MHz




Parameter Measurement Information




3.3V Core/3.3V LVCMOS Output Load Test Circuit




3.3V Core/2.5V LVCMOS Output Load Test Circuit




3.3V Core/3.3V HCSL Output Load Test Circuit



3.3V Core/3.3V HCSL Output Load Test Circuit





Differential Input Level



RMS Phase Jitter

Parameter Measurement Information, continued






LVCMOS Output Duty Cycle/Pulse Width


Rise Edge Rate

+150mV
0.0V
-150mV
Q - nQ


LVCMOS Output Rise/Fall Time



Differential Measurement Points for Rise/Fall Time Edge Rate




Single-ended Measurement Points for Absolute Cross Point/Swing



Single-ended Measurement Points for Delta Cross Point

Differential Measurement Points for Ringback

Parameter Measurement Information, continued



Differential Measurement Points for Duty Cycle/Period

Peak-to-Peak Jitter Calculations

A standard deviation of a statistical population or data set is the square root of its variance. A standard deviation is used to calculate the probability of an anomaly or to predict a failure. Many times, the term "root mean square" (RMS) is used synonymously for standard deviation. This is accurate when referring to the square root of the mean squared deviation of a signal from a given baseline and when the data set contains a Gaussian distribution with no deterministic components. A low standard deviation indicates that the data set is close to the mean with little variation. A large standard deviation indicates that the data set is spread out and has a large variation from the mean.

A standard deviation is required when calculating peak-to-peak jitter. Since true peak-to-peak jitter is random and unbounded, it is important to always associate a bit error ratio (BER) when specifying a peak-to-peak jitter limit. Without it, the specification does not have a boundary and will continue get larger with sample size. Given that a BER is application specific, many frequency timing devices specify jitter as an RMS. This allows the peak-to-peak jitter to be calculated for the specific application and BER requirement. Because a standard deviation is the variation from the *mean* of the data set, it is important to always calculate the peak-to-peak jitter using the typical RMS value.

The table shows the BER with its appropriate RMS Multiplier. There are two columns for the RMS multiplier, one should be used if your signal is data and the other should be used if the signal is a repetitive clock signal. The difference between the two is the data transition density (DTD). The DTD is the number of rising or falling transitions divided by the total number of bits. For a clock signal, they are equal, hence the DTD is 1. For Data, on average, most common encoding standards have a.5 DTD.

Once the BER is chosen, there are two circumstances to consider. Is the data set purely Gaussian or does it contains any deterministic component? If it is Gaussian, then the peak to peak jitter can be calculated by simply multiplying the RMS multiplier with the typical RMS specification. For example, if a 10⁻¹² BER is required for a clock signal, multiply 14.260 times the typical jitter specification.

Jitter (Peak to Peak) = RMS Multiplier x RMS (typical)

If the data set contains deterministic components, then the Random Jitter (R_J) and Deterministic Jitter (D_J) must be separated and analyzed separately. RJ, also know as Gaussian Jitter, is not bounded and the peak-to-peak will continue to get larger as the sample size increases. Alternatively, peak-to-peak value of D_J is bounded an can easily be observed and predicted. Therefore, the peak-to-peak jitter for the random component must be added to the deterministic component. this is call Total Jitter (T_J) .

Total Jitter (Peak to Peak) = $[RMS \ Multiplier \ x \ Random \ Jitter \ (R_1)] + Deterministic Jitter \ (D_1)$

This calculation is not specific to one type of jitter classification. It can be used to calculate BER on various types of RMS jitter. It is important that the user understands their jitter requirement to ensure they are calculating the correct BER for their jitter requirement.

BER	RMS Multiplier Data, "DTD = 0.5"	RMS Multiplier Clock, "DTD = 1.0"
10 ⁻³	6.180	6.582
10 ⁻⁴	7.438	7.782
10 ⁻⁵	8.530	8.834
10 ⁻⁶	9.507	9.784
10 ⁻⁷	10.399	10.654
10 ⁻⁸	11.224	11.462
10 ⁻⁹	11.996	12.218
10 ⁻¹⁰	12.723	12.934
10 ⁻¹¹	13.412	13.614
10 ⁻¹²	14.069	14.260
10 ⁻¹³	14.698	14.882
10 ⁻¹⁴	15.301	15.478
10 ⁻¹⁵	15.883	16.028

Applications Information

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{DD}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_1 in the center of the input voltage swing. For example, if the input clock swing is 3.3V and $V_{DD} = 3.3V$, R1 and R2 value should be adjusted to set V_1 at 1.25V. The values below are for when both the single ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most 50Ω applications, R3 and R4 can be 100Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however $V_{\rm IL}$ cannot be less than -0.3V and $V_{\rm IH}$ cannot be more than $V_{\rm DD}$ + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

3.3V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both signals must meet the V_{PP} and V_{CMR} input requirements. Figures 2A to 2E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the

vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 2C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2E. CLK/nCLK Input Driven by a 3.3V HCSL Driver




Figure 2B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. CLK/nCLK Input Driven by a 3.3V LVDS Driver

Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/nS. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 3A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and changing R2 to 50Ω . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 3B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and quaranteed by using a quartz crystal as the input.




Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k}\Omega$ resistor can be used.

Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from XTAL_IN to ground.

CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

Outputs:

LVCMOS Outputs

All unused LVCMOS outputs can be left floating. There should be no trace attached.

Differential Outputs

All unused differential output pairs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

Recommended Termination

Figure 4A is the recommended source termination for applications where the driver and receiver will be on a separate PCBs. This termination is the standard for PCI Express™and HCSL output types.

All traces should be 50Ω impedance single-ended or 100Ω differential.




Figure 4A. Recommended Source Termination (where the driver and receiver will be on separate PCBs)

Figure 4B is the recommended termination for applications where a point-to-point connection can be used. A point-to-point connection contains both the driver and the receiver on the same PCB. With a matched termination at the receiver, transmission-line reflections will

be minimized. In addition, a series resistor (Rs) at the driver offers flexibility and can help dampen unwanted reflections. The optional resistor can range from 0Ω to $33\Omega.$ All traces should be 50Ω impedance single-ended or 100Ω differential.




Figure 4B. Recommended Termination (where a point-to-point connection can be used)

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 5*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 5. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Application Schematic

Figure 6 (next page) shows an example of ICS8413S06I application schematic. In this example, the device is operated at $V_{DD} = V_{DDO_A} = V_{DDO_A} = V_{DDO_B} = V_{DDO_C} = V_{DDO_F} = V_{DDO_G} = 3.3V$ and $V_{DDO_QREF} = 3.3V$. The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set.

An 18pF parallel resonant 25MHz crystal is used. For this device, the crystal load capacitors are required for proper operation. The load capacitance, C1 = 22pF and C2 = 10pF, are recommended for frequency accuracy. Depending on the variation of the parasitic stray capacity of the printed circuit board traces between the crystal and the XTAL_IN and XTAL_OUT pins, the values of C1 and C2 might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used, but this will require adjusting C1 and C2.

The ePAD provides a low thermal impedance connection between the internal device and the PCB. It also provides an electrical connection to the die and must be connected to ground. As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS8413S06I provides separate power supplies to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uf capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.




Figure 6. ICS8413S06I Schematic Example

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS8413S06I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for theICS8413S06I is the sum of the core power plus the analog power plus the power dissipated due to the load. The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated due to loading.

- Power (core)_{MAX} = V_{DD_MAX} * ($I_{DD} + I_{DDA}$)= 3.465V * (86mA + 16mA) = **353.43mW**
- Power $(HCSL)_{MAX} = (3.465V 17mA * 50) 17mA = 44.5mW$ per output
- Total Power (HCSL)_{MAX} = 44.5mW * 6 = 267mW

LVCMOS Driver Power Dissipation

- Output Impedance R_{OUT} Power Dissipation due to Loading 50Ω to $V_{DD}/2$ Output Current $I_{OUT} = V_{DD-MAX} / [2 * (50\Omega + R_{OUT})] = 3.465 V / [2 * (50\Omega + 15\Omega)] =$ **26.7mA**
- Power Dissipation on the R_{OUT} per LVCMOS output Power (LVCMOS) = R_{OUT} * $(I_{OUT})^2 = 15\Omega$ * $(26.7\text{mA})^2 = 10.7\text{mW}$ per output
- Total Power Dissipation on the R_{OUT}
 Total Power (R_{OUT}) = 10.7mW * 4 = 42.8mW

Total Power Dissipation

- Total Power
 - = Power (core) + Total Power (HCSL) + Total Power (R_{OUT})
 - = 353.43mW + 267mW + 42.8mW
 - = 663.23mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 30.5°C/W per Table 8 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.663\text{W} * 30.5^{\circ}\text{C/W} = 105.2^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 8. Thermal Resistance θ_{JA} for 48 Lead VFQFN, Forced Convection

$ heta_{\sf JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	30.5°C/W	26.7°C/W	23.9°C/W		

24

3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in Figure 7.




Figure 7. HCSL Driver Circuit and Termination

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a 50Ω load to ground.

The highest power dissipation occurs when V_{DD_MAX}.

Power =
$$(V_{DD_MAX} - V_{OUT}) * I_{OUT}$$

since $V_{OUT} = I_{OUT} * R_L$
Power = $(V_{DD_MAX} - I_{OUT} * R_L) * I_{OUT}$
= $(3.465V - 17mA * 50\Omega) * 17mA$

Total Power Dissipation per output pair = 44.5mW

Reliability Information

Table 9. θ_{JA} vs. Air Flow Table for a 48 Lead VFQFN

θ_{JA} vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	30.5°C/W	26.7°C/W	23.9°C/W		


Transistor Count

The transistor count for ICS8413S06I is: 10,307

Package Outline and Package Dimensions


Package Outline - K Suffix for 48 Lead VFQFN

FOR REFERENCE ONLY



Bottom View w/Type A ID

2
1
CHAMFER
N N-1



There are 2 methods of indicating pin 1 corner

1. Type A: Chamfer on the paddle (near pin 1)

at the back of the VFQFN package:

2. Type C: Mouse bite on the paddle (near pin 1)

Table 10. PackageDimensions for 48 Lead VFQFN

DETAIL A

All Dimensions in Millimeters								
Symbol	Minimum	Minimum Nominal Maximum						
N		48						
Α		0.8	0.9					
A1	0	0.02	0.05					
А3		0.2 Ref.						
b	0.18	0.25	0.30					
D&E		7.00 Basic						
D1 & E1		5.50 Basic						
D2 & E2	5.50	5.65	5.80					
е		0.50 Basic						
R	0.20~0.25							
ZD & ZE	0.75 Basic							
L	0.35	0.40	0.45					

Reference Document: IDT Drawing #PSC-4203

27

Ordering Information

Table 11. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8413S06BKILF	ICS8413S06BIL	Lead-Free, 48 Lead VFQFN	Tray	-40°C to 85°C
8413S06BKILFT	ICS8413S06BIL	Lead-Free, 48 Lead VFQFN	Tape & Reel	-40°C to 85°C

We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775

www.IDT.com/go/contactIDT

Technical Support

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third