

# FemtoClock™ Crystal-to-LVHSTL Frequency Synthesizer

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES JULY 31, 2015

**DATA SHEET** 

### **General Description**

The 8422002I is a 2 output LVHSTL Synthesizer optimized to generate Fibre Channel reference clock frequencies and is a member of the HiPerClocks™ family of high performance clock solutions from IDT. The following frequencies can be generated based on the 2 frequency select pins (F\_SEL[1:0]): 212.5MHz, 187.5MHz, 159.375MHz, 106.25MHz and 53.125MHz. The 8422002I uses IDT's 3<sup>rd</sup> generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Fibre Channel jitter requirements. The 8422002I is packaged in a 20-pin TSSOP package.


#### **Features**

- Two LVHSTL outputs (V<sub>OH\_max</sub> = 1.2V)
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- Supports the following output frequencies: 212.5MHz, 187.5MHz, 159.375MHz, 106.25MHz, 53.125MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 212.5MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.59ps (typical)
- Power supply modes: Core/Output 3.3V/1.8V 2.5V/1.8V
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) packages
- For functional replacement part use 8422002i-07LF


#### **Frequency Select Function Table**

Inputs						
Input Frequency (MHz)	F_SEL1	F_SEL0	M Div. Value	N Div. Value	M/N Div. Value	Output Frequency (MHz)
26.5625	0 (default)	0 (default)	24	3	8	212.5
26.5625	0	1	24	4	6	159.375
26.5625	1	0	24	6	4	106.25
26.5625	1	1	24	12	2	53.125
23.4375	0 (default)	0 (default)	24	3	8	187.5

## **Block Diagram**



## **Pin Assignment**



20-Lead TSSOP
6.5mm x 4.4mm x 0.925mm
package body
G Package
Top View



**Table 1. Pin Descriptions** 

Number	Name	Т	уре	Description
1, 7	nc	Unused		No connect.
2, 20	$V_{\mathrm{DDO}}$	Power		Output supply pins.
3, 4	Q0, nQ0	Output		Differential output pair. LVHSTL interface levels.
5	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
6	nPLL_SEL	Input	Pulldown	PLL select control. When LOW, the selected reference clock is frequency-multiplied by the PLL. When HIGH, the PLL is bypassed and the selected reference clock is routed directly to the output dividers. LVCMOS/LVTTL interface levels.
8	$V_{DDA}$	Power		Analog supply pin.
9, 11	F_SEL0, F_SEL1	Input	Pulldown	Frequency select pins. LVCMOS/LVTTL interface levels.
10, 16	$V_{DD}$	Power		Core supply pins.
12, 13	XTAL_OUT, XTAL_IN	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
14	REF_CLK	Input	Pulldown	Single-ended reference clock input. LVCMOS/LVTTL interface levels.
15	nXTAL_SEL	Input	Pulldown	Selects between crystal or REF_CLK inputs as the PLL Reference source. Selects XTAL inputs when LOW. Selects REF_CLK when HIGH. LVCMOS/LVTTL interface levels.
17	GND	Power		Power supply ground.
18, 19	nQ1, Q1	Output		Differential output pair. LVHSTL interface levels.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\theta_{JA}$	86.7°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

#### **DC Electrical Characteristics**

Table 3A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> – 0.12	3.3	$V_{DD}$	V
$V_{DDO}$	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Core Supply Current				108	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA
I <sub>DDO</sub>	Output Supply Current				1	mA

#### Table 3B. Power Supply DC Characteristics, $V_{DD}$ = 2.5V $\pm$ 5%, $V_{DDO}$ = 1.8V $\pm$ 0.2V, $T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		2.375	2.5	2.625	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> – 0.12	3.3	V <sub>DD</sub>	V
$V_{DDO}$	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Core Supply Current				96	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA
I <sub>DDO</sub>	Output Supply Current				1	mA



Table 3C. LVCMOS/LVTTL DC Characteristics,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	V <sub>IH</sub> Input High Voltage		$V_{DD} = 3.3V$	2		V <sub>DD</sub> + 0.3	V
VIH			V <sub>DD</sub> = 2.5V	1.7		V <sub>DD</sub> + 0.3	V
V	Input Low Volto	90	V <sub>DD</sub> = 3.3V	-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage		V <sub>DD</sub> = 2.5V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	REF_CLK, MR, F_SEL[0:1], nPLL_SEL, nXTAL_SEL	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μΑ
I <sub>IL</sub>	Input Low Current	REF_CLK, MR, F_SEL[0:1], nPLL_SEL, nXTAL_SEL	$V_{DD} = 3.465V \text{ or } 2.625V, V_{IN}$ = 0V	-5			μΑ

## Table 3D. LVHSTL DC Characteristics, $V_{DD}$ = 3.3V $\pm$ 5%, $V_{DDO}$ = 1.8V $\pm$ 0.2V, $T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		1.0		1.2	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		0		0.4	V
V <sub>OX</sub>	Output Crossover Voltage; NOTE 2		0.45		0.80	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.2	V

NOTE 1: Outputs termination with  $50\Omega$  to ground.

NOTE 2: Defined with respect to output voltage swing at a given condition.

Table 3E. LVHSTL DC Characteristics,  $V_{DD}$  = 2.5V  $\pm$  5%,  $V_{DDO}$  = 1.8V  $\pm$ 0.2V,  $T_A$  = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		1.0		1.2	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		0		0.4	V
V <sub>OX</sub>	Output Crossover Voltage; NOTE 2		0.50		0.90	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.2	V

NOTE 1: Outputs termination with  $50\Omega$  to ground.

NOTE 2: Defined with respect to output voltage swing at a given condition.

#### **Table 4. Crystal Characteristics**

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation Fundamental					
Frequency		23.33	26.5625	28.33	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF



#### **AC Electrical Characteristics**

Table 5A. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00	186.67		226.66	MHz
	Output Fraguenay	F_SEL[1:0] = 01	140		170	MHz
fout	Output Frequency	F_SEL[1:0] = 10	93.33		113.33	MHz
		F_SEL[1:0] = 11	46.67		56.66	MHz
tsk(o)	Output Skew; NOTE 1, 2				35	ps
		212.5MHz, (637kHz – 10MHz)		0.59		ps
		187.5MHz, (637kHz – 10MHz)		0.53		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 3	159.375MHz, (637kHz – 10MHz)		0.56		ps
	NOTE	106.25MHz, (1.875MHz – 20MHz)		0.56		ps
		53.125MHz, (637kHz – 10MHz)		0.66		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	275		875	ps
odo	Output Duty Cycle	N ≠ 3	48		52	%
odc	Output Duty Cycle	N = 3	40		60	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plot.

**Table 5B. AC Characteristics,**  $V_{DD} = 2.5V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00	186.67		226.66	MHz
f	Output Fraguency	F_SEL[1:0] = 01	140		170	MHz
fout	Output Frequency	F_SEL[1:0] = 10	93.33		113.33	MHz
		F_SEL[1:0] = 11	46.67		56.66	MHz
tsk(o)	Output Skew; NOTE 1, 2				35	ps
		212.5MHz, (637kHz – 10MHz)		0.60		ps
	DMO DI L'III (D. I.)	187.5MHz, (637kHz – 10MHz)		0.72		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 3	159.375MHz, (637kHz – 10MHz)		0.64		ps
		106.25MHz, (1.875MHz – 20MHz)		0.55		ps
		53.125MHz, (637kHz – 10MHz)		0.68		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		650	ps
odc	Output Duty Cyclo	N ≠ 3	48		52	%
ouc	Output Duty Cycle	N = 3	40		60	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Please refer to the Phase Noise Plot.



## Typical Phase Noise at 212.5MHz ( $V_{DD} = 3.3V$ , $V_{DDO} = 1.8V$ )




# Typical Phase Noise at 106.25MHz ( $V_{\rm DD}$ = 3.3V, $V_{\rm DDO}$ = 1.8V)







#### **Parameter Measurement Information**




3.3V/1.8V Output Load AC Test Circuit




2.5V/1.8V Output Load AC Test Circuit




**Output Skew** 



**RMS Phase Jitter** 




**Output Rise/Fall Time** 



**Output Duty Cycle/Pulse Width/Period** 



#### **Parameter Measurement Information, continued**



**Output Crossover Voltage** 

## **Application Information**

#### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter perform- ance, power supply isolation is required. The 8422002l provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD_i}$   $V_{DDA}$  and  $V_{DDO}$  should be individually connected to the power supply plane through vias, and  $0.01\mu F$  bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu F$  bypass capacitor be connected to the  $V_{DDA}$  pin.




Figure 1. Power Supply Filtering

#### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **Crystal Inputs**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **REF CLK Input**

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from the REF\_CLK to ground.

#### **Outputs:**

#### **LVHSTL Outputs**

All unused LVHSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



## **Crystal Input Interface**

The 8422002I has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below were

X1 C1 22pF XTAL\_IN XTAL\_OUT C2 22pF

Figure 2. Crystal Input Interface

determined using a 26.5625MHz 18pF parallel resonant crystal and were chosen to minimize the ppm error.



#### Overdriving the XTAL Interface

The XTAL\_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL\_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure 3A shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and changing R2 to  $50\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 3B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL\_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface



#### **Schematic Example**

Figure 4 shows an example of the 8422002l application schematic. In this example, the device is operated at VDD = 3.3V. Both input options are shown. The device can either be driven using a quartz crystal or a 3.3V LVCMOS signal. The C1 = 22pF and C2 = 22pF are recommended for frequency accuracy. For different board layouts,

the C1 and C2 may be slightly adjusted for optimizing frequency. The LVHSTL output driver termination examples are shown in this schematic. The decoupling capacitors should be located as close as possible to the power pin.




Figure 4. 8422002I LVHSTL Schematic Example



#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the 8422002I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8422002l is the sum of the core power plus the analog power, plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{DD\ MAX}$  \* ( $I_{DD\ MAX}$  +  $I_{DDA\ MAX}$ )= 3.465V \* (108mA + 12mA) = **415.8mW**
- Power (outputs)<sub>MAX</sub> = 32mW/Loaded Output pair
   If all outputs are loaded, the total power is 2 x 32mW = 64mW

Total Power\_MAX (3.465V, with all outputs switching) = 415.8mW + 64mW = 479.8mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming air flow of 1 meter per second and a multi-layer board, the appropriate value is 82.4°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.480\text{W} * 82.4^{\circ}\text{C/W} = 124.5^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board.

Table 6. Thermal Resitance  $\theta_{JA}$  for 20 Lead TSSOP, Forced Convection

$\theta_{JA}$ by Velocity			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	86.7°C/W	82.4°C/W	80.2°C/W



#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVHSTL output driver circuit and termination are shown in Figure 5.




Figure 5. LVHSTL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load.

13

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$\begin{split} & Pd\_H = (V_{OH\_MAX}/R_L) * (V_{DDO\_MAX} - V_{OH\_MAX}) \\ & Pd\_L = (V_{OL\_MAX}/R_L) * (V_{DDO\_MAX} - V_{OL\_MAX}) \end{split}$$

Pd\_H = 
$$(1.2V/50\Omega)$$
 \*  $(2V - 1.2V)$  = **19.2mW**  
Pd\_L =  $(0.4V/50\Omega)$  \*  $(2V - 0.4V)$  = **12.8mW**

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 32mW



## **Reliability Information**

Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 20 Lead TSSOP,


$\theta_{JA}$ by Velocity			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	86.7°C/W	82.4°C/W	80.2°C/W

#### **Transistor Count**

The transistor count for 8422002I is: 2951

## **Package Outline and Package Dimensions**

Package Outline - G Suffix for 20 Lead TSSOP



**Table 8. Package Dimensions** 

All Dimensions in Millimeters			
Symbol	Minimum	Maximum	
N	20		
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	6.40	6.60	
E	6.40 Basic		
E1	4.30	4.50	
е	0.65 Basic		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.



# **Ordering Information**

## **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8422002AGILF	ICS422002AIL	"Lead-Free" 20 Lead TSSOP	Tube	-40°C to 85°C
8422002AGILFT	ICS422002AIL	"Lead-Free" 20 Lead TSSO	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
		1	Pin Assignment - corrected part number.	
Α	T5A, T5B	5	AC Characteristics Tables - added thermal note.	8/12/09
			Updated Header/Footer of datasheet.	
		1	Product Discontinuation Notice - PDN CQ-14-06	
Α			Removed reference to leaded part	8/19/14
	Т9	14	Ordering information - removed leaded devices	



**Corporate Headquarters** 

6024 Silver Creek Valley Road San Jose, CA 95138 USA Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com

**Tech Support** 

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2014 Integrated Device Technology, Inc.. All rights reserved.