

LOW SKEW, 1-to-4 LVCMOS/LVTTL-TO-3.3V LVPECL FANOUT BUFFER

GENERAL DESCRIPTION




The ICS8535-01 is a low skew, high performance 1-to-4 LVCMOS/LVTTL-to-3.3V LVPECL fanout buffer and a member of the HiPerClockS[™] family of High Performance Clock Solutions from IDT. The ICS8535-01 has two single ended clock inputs. the

single ended clock input accepts LVCMOS or LVTTL input levels and translate them to 3.3V LVPECL levels. The clock enable is internally synchronized to eliminate runt clock pulses on the output during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS8535-01 ideal for those applications demanding well defined performance and repeatability.

BLOCK DIAGRAM



FEATURES

- Four differential 3.3V LVPECL outputs
- Selectable CLK0 or CLK1 inputs for redundant and multiple frequency fanout applications
- CLK0 or CLK1 can accept the following input levels: LVCMOS or LVTTL

ICS8535-01

- Maximum output frequency: 266MHz
- Translates LVCMOS and LVTTL levels to 3.3V LVPECL levels
- Output skew: 30ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Propagation delay: 1.9ns (maximum)
- Additve phase jitter, RMS: < 0.09ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

PIN ASSIGNMENT




TABLE 1. PIN DESCRIPTIONS

Name	Ту	/pe	Description
V _{EE}	Power		Negative supply pin.
CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.
CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1 input. When LOW, selects CLK0 input. LVCMOS / LVTTL interface levels.
CLK0	Input	Pulldown	LVCMOS / LVTTL clock input.
CLK1	Input	Pulldown	LVCMOS / LVTTL clock input.
nc	Unused		No connect.
V _{cc}	Power		Positive supply pins.
nQ3, Q3	Output		Differential output pair. LVPECL interface levels.
nQ2, Q2	Output		Differential output pair. LVPECL interface levels.
nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
nQ0, Q0	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
CIN	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs			Out	puts
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	nQ0:nQ3
0	0	CLK0	Disabled; LOW	Disabled; HIGH
0	1	CLK1	Disabled; LOW	Disabled; HIGH
1	0	CLK0	Enabled	Enabled
1	1	CLK1	Enabled	Enabled

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as show in Figure 1.

In the active mode, the state of the outputs are a function of the CLK0 and CLK1 inputs as described in Table 3B.



FIGURE 1. CLK_EN TIMING DIAGRAM

TABLE 3B.	CLOCK	INPUT	FUNCTION	TABLE
-----------	-------	-------	----------	-------

Inputs	Outputs				
CLK0 or CLK1	Q0:Q3	nQ0:nQ3			
0	LOW	HIGH			
1	HIGH	LOW			

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{cc}	4.6V
Inputs, V _I	-0.5V to V_{cc} + 0.5V
Outputs, I _o	
Continuous Current	50mA
Surge Current	100mA
Package Thermal Impedance, θ_{in}	
Package Thermal Impedance, $\theta_{_{J\!A}}$ 20 Lead TSSOP	73.2°C/W (0 lfpm)
20 Lead VFQFN	60.4°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
I	Power Supply Current				50	mA

TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	CLK0, CLK1		2		V _{cc} + 0.3	V
V _{IH}	Input high voltage	CLK_EN, CLK_SEL		2		V _{cc} + 0.3	V
	CLK0, CLK1		-0.3		1.3	V	
V _{IL}	Input Low Voltage	CLK_EN, CLK_SEL		-0.3		0.8	V
	Input High Current	CLK0, CLK1, CLK_SEL	V _{IN} = V _{CC} = 3.465V			150	μA
'IH	Input High Current	CLK_EN	V _{IN} = V _{CC} = 3.465V			5	μA
		CLK0, CLK1, CLK_SEL	$V_{_{\rm IN}} = 0$ V, $V_{_{\rm CC}} = 3.465$ V	-5			μA
I _{IL}	Input Low Current	CLK_EN	$V_{_{\rm IN}} = 0$ V, $V_{_{\rm CC}} = 3.465$ V	-150			μA

TABLE 4C. LVPECL DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{ol}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to V $_{cc}$ - 2V.

Table 5. AC Characteristics, $V_{cc} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				266	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 266MHz	1.0		1.9	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 4			11	30	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 4				250	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 5			0.09		ps
t _R / t _F	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		48	50	52	%

All parameters measured at 266MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the $V_{cc}/2$ of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Driving only one input clock.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz

band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (HZ)

As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device

meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.





APPLICATION INFORMATION

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

NPUTS:

CLK INPUT:

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 2A and 2B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION




FIGURE 2B. LVPECL OUTPUT TERMINATION

SCHEMATIC EXAMPLE

Figure 3 shows a schematic example of the ICS8535-01. In this example, the CLK0 input is selected. The decoupling capacitors

should be physically located near the power pin. For ICS8535-01, the unused clock outputs can be left floating.




FIGURE 3. ICS8535-01 LVPECL BUFFER SCHEMATIC EXAMPLE

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8535-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8535-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V_{cc} = 3.3V + 5% = 3.465V, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{CC,MAX} * I_{EE,MAX} = 3.465V * 50mA = 173.25mW$ Power (outputs)_{MAX} = **30mW/Loaded Output pair** • If all outputs are loaded, the total power is 4 x 30mW = **120mW**

Total Power (3.465V, with all outputs switching) = 173.25mW + 120mW = 293.25mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A Tj = Junction Temperature θ_{μ} = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) T₄ = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{α} must be used. Assuming a moderate air low of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6A below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

70°C + 0.293W * 66.6°C/W = 89.5°C. This is well below the limit of 125°C.

This calculation is only an example, and the Tj will obviously vary depending on the number of outputs that are loaded, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6A. THERMAL RESISTANCE θ_{10} FOR 20-LEAD TSSOP, FORCED CONVECTION

θ _, by Velocity (Linear Feet per Minute) 0 200 500			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

TABLE 6B. θ_{IA} vs. Air Flow Table for 20 Lead VFQFN

θ_{JA} by Velocity (Meters per Second)					
	0	1	3		
Multi-Layer PCB, JEDEC Standard Test Boards	60.4°C/W	52.8°C/W	46.0°C/W		

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.




FIGURE 4. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of V - 2V.

- For logic high, $V_{out} = V_{H_{MAX}} = V_{CC_{MAX}} 0.9V$ $(V_{CC_{MAX}} - V_{H_{MAX}}) = 0.9V$
- For logic low, $V_{out} = V_{ol_{MAX}} = V_{cc_{MAX}} 1.7V$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

 $Pd_{-}H = [(V_{_{OH_MAX}} - (V_{_{CC_MAX}} - 2V))/R_{_{-}}] * (V_{_{CC_MAX}} - V_{_{OH_MAX}}) = [(2V - (V_{_{CC_MAX}} - V_{_{OH_MAX}}))/R_{_{-}}] * (V_{_{CC_MAX}} - V_{_{OH_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8 \text{mW}$

 $Pd_{L} = [(V_{ol_{MAX}} - (V_{cc_{MAX}} - 2V))/R_{L}] * (V_{cc_{MAX}} - V_{ol_{MAX}}) = [(2V - (V_{cc_{MAX}} - V_{ol_{MAX}}))/R_{L}] * (V_{cc_{MAX}} - V_{ol_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**

Reliability Information

TABLE 7A. θ_{JA} vs. Air Flow Table for 20 Lead TSSOP

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W


TABLE 7B. $\boldsymbol{\theta}_{_{JA}}$ vs. Air Flow Table for 20 Lead VFQFN

θ_{JA} by Velocity (Meters per Second)				
	0	1	3	
Multi-Layer PCB, JEDEC Standard Test Boards	60.4°C/W	52.8°C/W	46.0°C/W	

TRANSISTOR COUNT

The transistor count for ICS8535-01 is: 412

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




SYMDOL	Millimeters		
SYMBOL	Minimum	Maximum	
Ν	20		
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	6.40	6.60	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

TABLE 8A. PACKAGE DIMENSIONS FOR TSSOP

REFERENCE DOCUMENT: JEDEC PUBLICATION 95, MO-153

PACKAGE OUTLINE - K SUFFIX FOR 20 LEAD VFQFN



JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS				
SYMBOL	MINIMUM	MAXIMUM		
N	20			
Α	0.80 1.0			
A1	0	0.05		
A3	0.25 Reference			
b	0.18	0.30		
е	0.50 BASIC			
N _D	5			
N _E	5			
D	4.0			
D2	0.75	2.80		
E	4.0			
E2	0.75 2.80			
L	0.35 0.75			

TABLE 8B. PACKAGE DIMENSIONS FOR 20 LEAD VFQFN

Reference Document: JEDEC Publication 95, MO-220

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8535AG-01LF	ICS8535A01LF	20 lead "Lead Free" TSSOP	Tube	0°C to +70°C
8535AG-01LFT	ICS8535A01LF	20 lead "Lead Free" TSSOP	2500 Tape and Reel	0°C to +70°C
8535AK-01LF	35A01L	20 lead "Lead Free" VFQFN	Tube	0°C to +70°C
8535AK-01LFT	35A01L	20 lead "Lead Free" VFQFN	2500 Tape and Reel	0°C to +70°C

NOTE: "LF" suffix to the part number are the PB-free configuration, RoHS compliant

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
В		3	Updated Figure 1 - CLK_EN Timing Diagram.	10/16/01		
В		3	Updated Figure 1 - CLK_EN Timing Diagram.	10/29/01		
В		8	Added Termination for LVPECL Outputs section.	5/29/02		
			Output Load Test Circuit - corrected V _{FF} equation to read			
В		6	$V_{EE} = -0.5V \pm 0.165V''$ from $V_{EE} = -0.5V \pm 0.135V''$.	10/4/02		
_	T5	5	AC Characteristics table - changed tsk(pp) from 150ps max. to 250ps. max.			
С			Update format.	12/13/02		
		8	Added Schematic layout in the Application Section.			
D	D 4		LVCMOS Table - changed V _{IH} 3.765V Max. to V _{cc} + 0.3V Max.	1/20/03		
		4	LVPECL Table - changed V _{SWING} 0.85V Max. to 1.0V Max.			
		8	Schematic Example, changed sentence to read "In this example, the XTAL			
D				4/1/03		
		1	Corrected schematic example. Added RMS Jitter to Features section.			
	T2	2	Pin Characteristics Table - changed C_{IN} from 4pF max. to 4pF typical.			
Е	12	4	Revised Absolute Maximum Ratings Output.			
	T5	5	AC Characteritsics Table - added RMS Jitter.	9/19/03		
	15	6	Added Additive Phase Jitter Section.			
		8	Revised LVPECL Output Termination diagrams.			
Е		14	Added "Lead Free" Part/Order Number rows.	11/13/03		
E		14	Corrected "Lead Free" marking and order/part numbers.	12/4/03		
-		1	Added Lead Free bullet in the Features section.	12/4/00		
Е	T5	5	AC Characteristics table - added Note 5.	6/17/04		
Е	T9	14	Corrected Lead Free marking in Ordering Information Table.	9/17/04		
		1	Pin Assignment - added 20 Lead VFQFN package information.			
_	T7B	12	Added 20 Lead VFQFN Reliability Information.			
Е	T8B	14	Added 20 Lead VFQFN Package Outline and Dimensions.	10/7/04		
	Т9	15	Ordering Information Table - added 20 Lead VFQFN ordering information.			
Е	Т9	15	Ordering Information Table - added "Lead-Free/Annealed" part number.	10/11/04		
Е	Т9	15	Ordering Information Table - deleted "Lead-Free/Annealed" part number.	11/22/04		
			Pin Assignment - corrected letter package for 20 Lead VFQFN from			
Е		1	"G Package" to "K Package".	12/8/04		
Е	Т9	15	Ordering Information Table - corrected marking on TSSOP Lead-Free package	5/24/05		
-	10		and added Lead-Free note.	0/27/00		
Е	Т9	8	Added Recommendations for Unused Input and Output Pins. Ordering Information Table - corrected 20 Lead VFQFN marking and added	0/16/05		
		Lead-Free 20 Lead VFQFN part number.	9/16/05			
Е	Т9	15	Ordering Information Table - corrected 20 Lead VFQFN Shipping Packaging.	3/21/06		
		4	Absolute Maximum Ratings - corrected 20 lead VFQFN Package Thermal			
Е			Impedance.	10/02/06		
-	T6B	10	Corrected 20 lead VFQFN Theta JA.	10/02/06		
	T7B	12	Corrected 20 lead VFQFN Theta JA.			
	T4C	4	LVPECL DC Characteristics Table -corrected V_{OH} max. from V_{CC} - 1.0V to			
F			V _{cc} - 0.9V.	4/12/07		
		10 - 11	Power Considerations - corrected power dissipation to reflect V _{OH} max in Table			
			4C.			

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA