

### **DATASHEET**

# **General Description**

The ICS87001-01 is a low skew,  $\div 1$ ,  $\div 2$ ,  $\div 3$ ,  $\div 4$ ,  $\div 5$ ,  $\div 6$ ,  $\div 8$ ,  $\div 16$ LVCMOS/LVTTL Fanout Buffer/Divider. The ICS87001-01 has selectable clock inputs that accept single ended input levels. Output enable pin controls whether the output is in the active or high impedance state.

The ICS87001-01 is characterized at 3.3V, 2.5V and mixed 3.3V/2.5V, 3.3V/1.8V, 2.5V/1.8V input/output supply operating modes.Guaranteed part-to-part skew characteristics make the ICS87001-01 ideal for those applications demanding well defined performance and repeatability.


#### **Features**

- One LVCMOS / LVTTL output
- Selectable LVCMOS / LVTTL clock inputs
- Maximum output frequency: 250MHz
- Part-to-part skew: 135ps (typical)
- Power supply modes: Core/Output 3.3V/3.3V 3.3V/2.5V 3.3V/1.8V


2.5V/2.5V

- 2.5V/1.8V 0°C to 70°C ambient operating temperature
- Lead-free (RoHS 6) packaging

# **Block Diagram**



# **Pin Assignment**



#### ICS87001-01

16-Lead TSSOP 4.4mm x 3.0mm x 0.925mm package body G Package Top View

# **Pin Descriptions and Characteristics**

**Table 1. Pin Descriptions** 

| Number         | Name       | Ту     | ре       | Description   |
|----------------|------------|--------|----------|---|
| 1              | OE         | Input  | Pullup   | Output enable. When LOW, outputs are in HIGH impedance state. When HIGH, outputs are active. LVCMOS / LVTTL interface levels. |
| 2              | $V_{DD}$   | Power  |          | Power supply pin.   |
| 3, 5           | CLK0, CLK1 | Input  | Pulldown | Single-ended clock inputs. LVCMOS/LVTTL interface levels.   |
| 4              | CLK_SEL    | Input  | Pulldown | Input clock selection. When HIGH, selects CLK1 input. When LOW, selects CLK0 input. LVCMOS / LVTTL interface levels.          |
| 6, 7, 8        | N2, N1, N0 | Input  | Pulldown | Output divider select pins. LVCMOS/LVTTL interface levels. See Table 3.   |
| 9, 12          | GND        | Power  |          | Power supply ground.  |
| 10, 11, 13, 15 | nc         | Unused |          | No connect.   |
| 14             | Q          | Output |          | Single-ended clock output. LVCMOS/LVTTL interface levels.   |
| 16             | $V_{DDO}$  | Power  |          | Output supply pin.  |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

**Table 2. Pin Characteristics** 

| Symbol                | Parameter                     | Test Conditions               | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------------|-------------------------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance             |                               |         | 4       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor         |                               |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor       |                               |         | 51      |         | kΩ    |
|                       |                               | V <sub>DDO</sub> = 3.465V     |         | 6       |         | pF    |
| C <sub>PD</sub>       | Power Dissipation Capacitance | V <sub>DDO</sub> = 2.625V     |         | 5       |         | pF    |
|                       | Capacitanic                   | V <sub>DDO</sub> = 1.95V      |         | 5       |         | pF    |
|                       |                               | V <sub>DDO</sub> = 3.3V±5%    |         | 17      |         | Ω     |
| R <sub>OUT</sub>      | Output Impedance              | V <sub>DDO</sub> = 2.5V±5%    |         | 20      |         | Ω     |
|                       |                               | V <sub>DDO</sub> = 1.8V±0.15V |         | 28      |         | Ω     |

## **Function Tables**

**Table 3. Programmable Output Divider Function Table** 

|    | Inputs |    |                 |                        |
|----|--------|----|-----------------|------------------------|
| N2 | N1     | N0 | N Divider Value | Output Frequency (MHz) |
| 0  | 0      | 0  | ÷1 (default)    | 250                    |
| 0  | 0      | 1  | ÷2              | 125                    |
| 0  | 1      | 0  | ÷3              | 83.333                 |
| 0  | 1      | 1  | ÷4              | 62.5                   |
| 1  | 0      | 0  | ÷5              | 50                     |
| 1  | 0      | 1  | ÷6              | 41.667                 |
| 1  | 1      | 0  | ÷8              | 31.25                  |
| 1  | 1      | 1  | ÷16             | 15.625                 |

### **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item                                     | Rating                           |
|--|----------------------------------|
| Supply Voltage, V <sub>DD</sub>          | 4.6V                             |
| Inputs, V <sub>I</sub>                   | -0.5V to V <sub>DD</sub> + 0.5V  |
| Outputs, V <sub>O</sub>                  | -0.5V to V <sub>DDO</sub> + 0.5V |
| Package Thermal Impedance, $\theta_{JA}$ | 100.3°C/W (0 mps)                |
| Storage Temperature, T <sub>STG</sub>    | -65°C to 150°C                   |

### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

| Symbol           | Parameter             | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V <sub>DD</sub>  | Power Supply Voltage  |                 | 3.135   | 3.3     | 3.465   | V     |
| $V_{DDO}$        | Output Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| I <sub>DD</sub>  | Power Supply Current  |                 |         |         | 55      | mA    |
| I <sub>DDO</sub> | Output Supply Current | No Load         |         |         | 5       | mA    |

### Table 4B. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

| Symbol           | Parameter             | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V <sub>DD</sub>  | Power Supply Voltage  |                 | 3.135   | 3.3     | 3.465   | V     |
| $V_{DDO}$        | Output Supply Voltage |                 | 2.375   | 2.5     | 2.625   | V     |
| I <sub>DD</sub>  | Power Supply Current  |                 |         |         | 55      | mA    |
| I <sub>DDO</sub> | Output Supply Current | No Load         |         |         | 5       | mA    |

### Table 4C. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.15V$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

| Symbol           | Parameter             | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| $V_{DD}$         | Power Supply Voltage  |                 | 3.135   | 3.3     | 3.465   | V     |
| V <sub>DDO</sub> | Output Supply Voltage |                 | 1.65    | 1.8     | 1.95    | V     |
| I <sub>DD</sub>  | Power Supply Current  |                 |         |         | 55      | mA    |
| I <sub>DDO</sub> | Output Supply Current | No Load         |         |         | 5       | mA    |

## Table 4D. Power Supply DC Characteristics, $V_{DD}$ = $V_{DDO}$ = 2.5V $\pm$ 5%, $T_A$ = 0°C to 70°C

| Symbol           | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------|-----------------|---------|---------|---------|-------|
| $V_{DD}$         | Positive Supply Voltage |                 | 2.375   | 2.5     | 2.625   | V     |
| $V_{DDO}$        | Output Supply Voltage   |                 | 2.375   | 2.5     | 2.625   | V     |
| I <sub>DD</sub>  | Power Supply Current    |                 |         |         | 55      | mA    |
| I <sub>DDO</sub> | Output Supply Current   | No Load         |         |         | 5       | mA    |

Table 4E. Power Supply DC Characteristics,  $V_{DD}$  = 2.5V  $\pm$  5%,  $V_{DDO}$  =1.8V  $\pm$  0.15V,  $T_A$  = 0°C to 70°C

| Symbol           | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------|-----------------|---------|---------|---------|-------|
| $V_{DD}$         | Positive Supply Voltage |                 | 2.375   | 2.5     | 2.625   | V     |
| $V_{DDO}$        | Output Supply Voltage   |                 | 1.65    | 1.8     | 1.95    | ٧     |
| I <sub>DD</sub>  | Power Supply Current    |                 |         |         | 55      | mA    |
| I <sub>DDO</sub> | Output Supply Current   | No Load         |         |         | 5       | mA    |

Table 4F. LVCMOS/LVTTL DC Characteristics,  $T_A = 0$  °C to 70 °C

| Symbol           | Parameter               |                                 | Test Conditions  | Minimum | Typical | Maximum               | Units |
|------------------|-------------------------|---------------------------------|--|---------|---------|-----------------------|-------|
| V                | Input                   |                                 | V <sub>DD</sub> = 3.3V                                   | 2       |         | V <sub>DD</sub> + 0.3 | V     |
| V <sub>IH</sub>  | High Voltage            |                                 | V <sub>DD</sub> = 2.5V                                   | 1.7     |         | V <sub>DD</sub> + 0.3 | V     |
|                  |                         | CLK_SEL,<br>CLK[0:1],<br>N[2:0] | V <sub>DD</sub> = 3.3V                                   | -0.3    |         | 0.8                   | V     |
| V                | Input Low               | OE                              | V <sub>DD</sub> = 3.3V                                   | -0.3    |         | 0.6                   | V     |
| $V_{IL}$         | Voltage                 | CLK_SEL,<br>CLK[0:1],<br>N[2:0] | V <sub>DD</sub> = 2.5V                                   | -0.3    |         | 0.7                   | ٧     |
|                  |                         | OE                              | V <sub>DD</sub> = 2.5V                                   | -0.3    |         | 0.5                   | V     |
| I <sub>IH</sub>  | Input<br>High           | CLK_SEL,<br>CLK[0:1],<br>N[2:0] | V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V     |         |         | 150                   | μА    |
|                  | Current                 | OE                              | $V_{DD} = V_{IN} = 3.465V \text{ or } 2.625V$            |         |         | 5                     | μΑ    |
| I <sub>IL</sub>  | Input<br>Low<br>Current | CLK_SEL,<br>CLK[0:1],<br>N[2:0] | V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V | -5      |         |                       | μA    |
|                  | Current                 | OE                              | V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V | -150    |         |                       | μA    |
|                  |                         |                                 | V <sub>DDO</sub> = 3.3V                                  | 2.6     |         |                       | V     |
| $V_{OH}$         | Output High NOTE 1      | Voltage;                        | V <sub>DDO</sub> = 2.5V                                  | 1.8     |         |                       | V     |
|                  |                         |                                 | V <sub>DDO</sub> = 1.8V                                  | 1.25    |         |                       | V     |
|                  |                         |                                 | V <sub>DDO</sub> = 3.3V                                  |         |         | 0.5                   | V     |
| $V_{OL}$         | Output Low \ NOTE 1     | /oltage;                        | V <sub>DDO</sub> = 2.5V                                  |         |         | 0.5                   | V     |
|                  |                         |                                 | V <sub>DDO</sub> = 1.8V                                  |         |         | 0.4                   | V     |
| I <sub>OZL</sub> | Output Hi-Z             | Current Low                     |  | -5      |         |                       | μA    |
| I <sub>OZH</sub> | Output Hi-Z             | Current High                    |  |         |         | 5                     | μA    |

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information, *Output Load Test Circuit diagrams*.

### **AC Electrical Characteristics**

Table 5A. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

| Symbol           | Parameter                    | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|------------------------------|-----------------|---------|---------|---------|-------|
| f <sub>OUT</sub> | Output Frequency             |                 |         |         | 250     | MHz   |
|                  | Propagation Delay,           | $N \leq 2$      | 3.6     | 4.6     | 5.7     | ns    |
| t <sub>PD</sub>  | Low to High; NOTE 1          | N > 2           | 4.3     | 5.5     | 6.7     | ns    |
| tsk(pp)          | Part-to-Part Skew; NOTE 2, 3 |                 |         |         | 750     | ps    |
| $t_R / t_F$      | Output Rise/Fall Time        | 20% to 80%      | 0.4     | 0.6     | 1.0     | ns    |
| odc              | Output Duty Cycle            |                 | 40      |         | 60      | %     |
| t <sub>EN</sub>  | Output Enable Time           |                 |         |         | 10      | ns    |
| t <sub>DIS</sub> | Output Disable Time          |                 |         |         | 10      | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f_{IN} \le 250 MHz$  unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDO}/2$ .

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 5B. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

| Symbol                          | Parameter                    | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|------------------------------|-----------------|---------|---------|---------|-------|
| f <sub>OUT</sub>                | Output Frequency             |                 |         |         | 250     | MHz   |
|                                 | Propagation Delay,           | $N \le 2$       | 3.5     | 4.8     | 6.2     | ns    |
| t <sub>PD</sub>                 | Low to High; NOTE 1          | N > 2           | 4.5     | 5.7     | 6.9     | ns    |
| tsk(pp)                         | Part-to-Part Skew; NOTE 2, 3 |                 |         |         | 590     | ps    |
| t <sub>R</sub> / t <sub>F</sub> | Output Rise/Fall Time        | 20% to 80%      | 0.4     | 0.7     | 1.1     | ns    |
| odc                             | Output Duty Cycle            |                 | 40      |         | 60      | %     |
| t <sub>EN</sub>                 | Output Enable Time           |                 |         |         | 10      | ns    |
| t <sub>DIS</sub>                | Output Disable Time          |                 |         |         | 10      | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f_{\text{IN}} \le 250 \text{MHz}$  unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDO}/2$ .

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 5C. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.15V$ ,  $T_A = 0$ °C to 70°C

| Symbol                          | Parameter                    | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|------------------------------|-----------------|---------|---------|---------|-------|
| f <sub>OUT</sub>                | Output Frequency             |                 |         |         | 250     | MHz   |
| t <sub>PD</sub>                 | Propagation Delay,           | $N \le 2$       | 3.6     | 5.2     | 7.0     | ns    |
|                                 | Low to High; NOTE 1          | N > 2           | 4.8     | 6.2     | 7.6     | ns    |
| tsk(pp)                         | Part-to-Part Skew; NOTE 2, 3 |                 |         |         | 680     | ps    |
| t <sub>R</sub> / t <sub>F</sub> | Output Rise/Fall Time        | 20% to 80%      | 0.4     | 1.0     | 2.3     | ns    |
| odc                             | Output Duty Cycle            |                 | 40      |         | 60      | %     |
| t <sub>EN</sub>                 | Output Enable Time           |                 |         |         | 10      | ns    |
| t <sub>DIS</sub>                | Output Disable Time          |                 |         |         | 10      | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f_{IN} \le 250 MHz$  unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDO}/2$ .

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

**Table 5D. AC Characteristics,**  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

| Symbol                          | Parameter                    | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|------------------------------|-----------------|---------|---------|---------|-------|
| f <sub>OUT</sub>                | Output Frequency             |                 |         |         | 250     | MHz   |
| t <sub>PD</sub>                 | Propagation Delay,           | $N \leq 2$      | 3.7     | 4.9     | 6.2     | ns    |
|                                 | Low to High; NOTE 1          | N > 2           | 4.5     | 5.8     | 7.1     | ns    |
| tsk(pp)                         | Part-to-Part Skew; NOTE 2, 3 |                 |         |         | 570     | ps    |
| t <sub>R</sub> / t <sub>F</sub> | Output Rise/Fall Time        | 20% to 80%      | 0.4     | 0.7     | 1.2     | ns    |
| odc                             | Output Duty Cycle            |                 | 40      |         | 60      | %     |
| t <sub>EN</sub>                 | Output Enable Time           |                 |         |         | 10      | ns    |
| t <sub>DIS</sub>                | Output Disable Time          |                 |         |         | 10      | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at  $f_{\text{IN}} \le 250 \text{MHz}$  unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDO}/2$ .

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 5E. AC Characteristics,  $V_{DD}$  = 2.5V ± 5%,  $V_{DDO}$  = 1.8V ± 0.15V,  $T_A$  = 0°C to 70°C

| Symbol                          | Parameter                    | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|------------------------------|-----------------|---------|---------|---------|-------|
| f <sub>OUT</sub>                | Output Frequency             |                 |         |         | 250     | MHz   |
| t <sub>PD</sub>                 | Propagation Delay,           | $N \le 2$       | 3.6     | 5.2     | 7.0     | ns    |
|                                 | Low to High; NOTE 1          | N > 2           | 4.8     | 6.2     | 7.7     | ns    |
| tsk(pp)                         | Part-to-Part Skew; NOTE 2, 3 |                 |         |         | 550     | ps    |
| t <sub>R</sub> / t <sub>F</sub> | Output Rise/Fall Time        | 20% to 80%      | 0.5     | 1.1     | 2.5     | ns    |
| odc                             | Output Duty Cycle            |                 | 40      |         | 60      | %     |
| t <sub>EN</sub>                 | Output Enable Time           |                 |         |         | 10      | ns    |
| t <sub>DIS</sub>                | Output Disable Time          |                 |         |         | 10      | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


All parameters measured at  $f_{\text{IN}} \le 250 \text{MHz}$  unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.


NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDO}/2$ .

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


### **Parameter Measurement Information**




3.3V Core/3.3V LVCMOS Output Load Test Circuit




3.3V Core/2.5V LVCMOS Output Load Test Circuit




3.3V Core/1.8V LVCMOS Output Load Test Circuit



2.5V Core/2.5V LVCMOS Output Load Test Circuit





2.5V Core/1.8V LVCMOS Output Load Test Circuit




**Part-to-Part Skew** 

# **Parameter Measurement Information, continued**






**Propagation Delay** 



**Output Rise/Fall Time** 

**Output Duty Cycle/Pulse Width/Period** 



**Output Enable/Disable Time** 

# **Applications Information**

### **Recommendations for Unused Input Pins**

### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **CLK Inputs**

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from the CLK input to ground.

### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS87001-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS87001-01 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD</sub> = 3.465V \* 55mA = 190.6mW
- Power (output)<sub>MAX</sub> = V<sub>DDO MAX</sub> \* I<sub>DDO</sub> = 3.465V \* 5mA = 17.3mW

#### **LVCMOS Output Power Dissipation**

- Output Impedance  $R_{OUT}$  Power Dissipation due to Loading  $50\Omega$  to  $V_{DD}/2$  Output Current  $I_{OUT} = V_{DD\ MAX} / [2 * (50\Omega + R_{OUT})] = 3.465 V / [2 * (50\Omega + 17\Omega)] = 25.9mA$
- Power Dissipation on the R<sub>OUT</sub> per LVCMOS output Power (R<sub>OUT</sub>) = R<sub>OUT</sub> \* (I<sub>OUT</sub>)<sup>2</sup> =  $17\Omega$  \* (25.9mA)<sup>2</sup> = **11.4mW**
- Total Power (R<sub>OUT</sub>) = 11.4mW \* 1 = 11.4mW

### Dynamic Power Dissipation at f<sub>OUT MAX</sub> (250MHz)

```
Power (250MHz) = C_{PD} * Frequency * (V_{DDO})^2 = 6pF * 250MHz * (3.465V)^2 = 18mW per output Total Power (250MHz) = 18mW * 1 = 18mW
```

#### **Total Power Dissipation**

- Total Power
  - = Power (core)<sub>MAX</sub> + Power (output)<sub>MAX</sub> + Total Power (R<sub>OUT</sub>) + Total Power (250MHz)
  - = 190.6 mW + 17.3 mW + 11.4 mW + 18 mW
  - = 237.3mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 100.3°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.237\text{W} * 100.3^{\circ}\text{C/W} = 94^{\circ}\text{C}$ . This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

### Table 6. Thermal Resistance $\theta_{JA}$ for 16 Lead TSSOP, Forced Convection

| $\theta_{JA}$ by Velocity                   |           |          |          |  |  |
|---|-----------|----------|----------|--|--|
| Meters per Second                           | 0         | 1        | 2.5      |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | 100.3°C/W | 96.0°C/W | 93.9°C/W |  |  |

## **Reliability Information**

Table 6.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 16 Lead TSSOP

| $\theta_{JA}$ vs. Air Flow                  |           |          |          |  |  |
|---|-----------|----------|----------|--|--|
| Meters per Second                           | 0         | 1        | 2.5      |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | 100.3°C/W | 96.0°C/W | 93.9°C/W |  |  |

### **Transistor Count**

The transistor count for ICS87001-01: 2769

# **Package Outline and Package Dimensions**

Package Outline - G Suffix for 16 Lead TSSOP




Table 7. Package Dimensions for 16 Lead TSSOP

| All Dimensions in Millimeters |            |         |  |  |  |
|-------------------------------|------------|---------|--|--|--|
| Symbol                        | Minimum    | Maximum |  |  |  |
| N                             | 16         |         |  |  |  |
| Α                             |            | 1.20    |  |  |  |
| A1                            | 0.05       | 0.15    |  |  |  |
| A2                            | 0.80       | 1.05    |  |  |  |
| b                             | 0.19       | 0.30    |  |  |  |
| С                             | 0.09       | 0.20    |  |  |  |
| D                             | 4.90       | 5.10    |  |  |  |
| E                             | 6.40 Basic |         |  |  |  |
| E1                            | 4.30       | 4.50    |  |  |  |
| е                             | 0.65 Basic |         |  |  |  |
| L                             | 0.45       | 0.75    |  |  |  |
| α                             | 0°         | 8°      |  |  |  |
| aaa                           |            | 0.10    |  |  |  |

Reference Document: JEDEC Publication 95, MO-153

# **Ordering Information**

## **Table 8. Ordering Information**

| Part/Order Number | Marking  | Package                   | Shipping Packaging | Temperature |
|-------------------|----------|---------------------------|--------------------|-------------|
| 87001BG-01LF      | 7001B01L | "Lead-Free" 16 Lead TSSOP | Tube               | 0°C to 70°C |
| 87001BG-01LFT     | 7001B01L | "Lead-Free" 16 Lead TSSOP | Tape & Reel        | 0°C to 70°C |

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

cantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

**Technical Support Sales** 

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT's products for any particular purpose.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to signifi-

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third

Copyright 2013. All rights reserved.