



Device Overview

The 89HPES32NT24BG2 is a member of the IDT family of PCI Express® switching solutions. The PES32NT24BG2 is a 32-lane, 24-port system interconnect switch optimized for PCI Express Gen2 packet switching in high-performance applications, supporting multiple simultaneous peer-to-peer traffic flows. Target applications include multi-host or intelligent I/O based systems where inter-domain communication is required, such as servers, storage, communications, and embedded systems.

Features

- ◆ **High Performance Non-Blocking Switch Architecture**
 - 32-lane, 24-port PCIe switch with flexible port configuration
 - Integrated SerDes supports 5.0 GT/s Gen2 and 2.5 GT/s Gen1 operation
 - Delivers up to 32 GBps (256 Gbps) of switching capacity
 - Supports 128 Bytes to 2 KB maximum payload size
 - Low latency cut-through architecture
 - Supports one virtual channel and eight traffic classes
- ◆ **Port Configurability**
 - Four x8 stacks
 - Two x8 stacks, each configurable as:
 - One x8 port
 - Two x4 ports
 - Four x2 ports
 - Eight x1 ports
 - Several combinations of the above lane widths
 - Two x8 stacks, each configurable as:
 - One x8 port
 - Two x4 ports
 - Four x2 ports
 - Several combinations of the above lane widths
 - Automatic per port link width negotiation (x8 → x4 → x2 → x1)
 - Crosslink support
 - Automatic lane reversal
 - Per lane SerDes configuration
 - De-emphasis
 - Receive equalization
 - Drive strength
- ◆ **Innovative Switch Partitioning Feature**
 - Supports up to 8 fully independent switch partitions
 - Logically independent switches in the same device
 - Configurable downstream port device numbering
 - Supports dynamic reconfiguration of switch partitions

- Dynamic port reconfiguration — downstream, upstream, non-transparent bridge
 - Dynamic migration of ports between partitions
 - Movable upstream port within and between switch partitions
- ◆ **Non-Transparent Bridging (NTB) Support**
 - Supports up to 8 NT endpoints per switch, each endpoint can communicate with other switch partitions or external PCIe domains or CPUs
 - 6 BARs per NT Endpoint
 - Bar address translation
 - All BARs support 32/64-bit base and limit address translation
 - Two BARs (BAR2 and BAR4) support look-up table based address translation
 - 32 inbound and outbound doorbell registers
 - 4 inbound and outbound message registers
 - Supports up to 64 masters
 - Unlimited number of outstanding transactions
- ◆ **Multicast**
 - Compliant with the PCI-SIG multicast
 - Supports 64 multicast groups
 - Supports multicast across non-transparent port
 - Multicast overlay mechanism support
 - ECRC regeneration support
- ◆ **Integrated Direct Memory Access (DMA) Controllers**
 - Supports up to 2 DMA upstream ports, each with 2 DMA channels
 - Supports 32-bit and 64-bit memory-to-memory transfers
 - Fly-by translation provides reduced latency and increased performance over buffered approach
 - Supports arbitrary source and destination address alignment
 - Supports intra- as well as inter-partition data transfers using the non-transparent endpoint
 - Supports DMA transfers to multicast groups
 - Linked list descriptor-based operation
 - Flexible addressing modes
 - Linear addressing
 - Constant addressing
- ◆ **Quality of Service (QoS)**
 - Port arbitration
 - Round robin
 - Request metering
 - IDT proprietary feature that balances bandwidth among switch ports for maximum system throughput

- High performance switch core architecture
 - Combined Input Output Queued (CIOQ) switch architecture with large buffers
- ◆ **Clocking**
 - Supports 100 MHz and 125 MHz reference clock frequencies
 - Flexible port clocking modes
 - Common clock
 - Non-common clock
 - Local port clock with SSC (spread spectrum setting) and port reference clock input
- ◆ **Hot-Plug and Hot Swap**
 - Hot-plug controller on all ports
 - Hot-plug supported on all downstream switch ports
 - All ports support hot-plug using low-cost external I²C I/O expanders
 - Configurable presence-detect supports card and cable applications
 - GPE output pin for hot-plug event notification
 - Enables SCI/SMI generation for legacy operating system support
 - Hot-swap capable I/O
- ◆ **Power Management**
 - Supports D0, D3hot and D3 power management states
 - Active State Power Management (ASPM)
 - Supports L0, L0s, L1, L2/L3 Ready, and L3 link states
 - Configurable L0s and L1 entry timers allow performance/power-savings tuning
 - SerDes power savings
 - Supports low swing / half-swing SerDes operation
 - SerDes associated with unused ports are turned off
 - SerDes associated with unused lanes are placed in a low power state
- ◆ **Reliability, Availability, and Serviceability (RAS)**
 - ECRC support
 - AER on all ports
 - SECDED ECC protection on all internal RAMs
 - End-to-end data path parity protection
 - Checksum Serial EEPROM content protected
 - Ability to generate an interrupt (INTx or MSI) on link up/down transitions
- ◆ **Initialization / Configuration**
 - Supports Root (BIOS, OS, or driver), Serial EEPROM, or SMBus switch initialization
 - Common switch configurations are supported with pin strapping (no external components)
 - Supports in-system Serial EEPROM initialization/programming
- ◆ **On-Die Temperature Sensor**
 - Range of 0 to 127.5 degrees Celsius
 - Three programmable temperature thresholds with over and under temperature threshold alarms
 - Automatic recording of maximum high or minimum low temperature

- ◆ **9 General Purpose I/O**
- ◆ **Test and Debug**
 - Ability to inject AER errors simplifies in system error handling software validation
 - On-chip link activity and status outputs available for several ports
 - Per port link activity and status outputs available using external I²C I/O expander for all remaining ports
 - Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG
- ◆ **Standards and Compatibility**
 - PCI Express Base Specification 2.1 compliant
 - Implements the following optional PCI Express features
 - Advanced Error Reporting (AER) on all ports
 - End-to-End CRC (ECRC)
 - Access Control Services (ACS)
 - Device Serial Number Enhanced Capability
 - Sub-System ID and Sub-System Vendor ID Capability
 - Internal Error Reporting
 - Multicast
 - VGA and ISA enable
 - L0s and L1 ASPM
 - ARI
- ◆ **Power Supplies**
 - Requires three power supply voltages (1.0V, 2.5V, and 3.3V)
- ◆ **Packaged in a 23mm x 23mm 484-ball Flip Chip BGA with 1mm ball spacing**

Product Description

With Non-Transparent Bridging functionality and innovative Switch Partitioning feature, the PES32NT24BG2 allows true multi-host or multi-processor communications in a single device. Integrated DMA controllers enable high-performance system design by off-loading data transfer operations across memories from the processors. Each lane is capable of 5 GT/s link speed in both directions and is fully compliant with PCI Express Base Specification 2.1.

A non-transparent bridge (NTB) is required when two PCI Express domains need to communicate to each other. The main function of the NTB block is to initialize and translate addresses and device IDs to allow data exchange across PCI Express domains. The major functionalities of the NTB block are summarized in Table 1.

Block Diagram




Figure 1 PES32NT24BG2 Block Diagram

Function	Number	Description
NTB ports	Up to 8	Each device can be configured to have up to 8 NTB functions and can support up to 8 CPUs/roots.
Mapping table entries	Up to 64 for entire device	Each device can have up to 64 masters ID for address and ID translations.
Mapping windows	Six 32-bits or three 64-bits	Each NT port has six BARs, where each BAR opening an NT window to another domain.
Address translation	Direct-address and lookup table translations	Lookup-table translation divides the BAR aperture into up to 24 segments, where each segment has independent translation programming and is associated with an entry in a look-up table.
Doorbell registers	32 bits	Doorbell register is used for event signaling between domains, where an outbound doorbell bit sets a corresponding bit at the inbound doorbell in the other domain.
Message registers	4 inbound and out-bound registers of 32-bits	Message registers allow mailbox message passing between domains -- message placed in the inbound register will be seen at the outbound register at the other domain.

Table 1 Non-Transparent Bridge Function Summary

SMBus Interface

The PES32NT24BG2 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES32NT24BG2, allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration register values of the PES32NT24BG2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used by an external Hot-Plug I/O expander.

Each of the two SMBus interfaces contain an SMBus clock pin and an SMBus data pin. In addition, the slave SMBus has an SSMBADDR2 pin. As shown in Figure 2, the master and slave SMBuses may only be used in a split configuration. In the split configuration, the master and slave SMBuses operate as two independent buses; thus, multi-master arbitration is not required. The SMBus master interface does not support SMBus arbitration. As a result, the switch's SMBus master must be the only master in the SMBus lines that connect to the serial EEPROM and I/O expander slaves.




Figure 2 Split SMBus Interface Configuration

Hot-Plug Interface

The PES32NT24BG2 supports PCI Express Hot-Plug on each downstream port (ports 1 through 23). To reduce the number of pins required on the device, the PES32NT24BG2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES32NT24BG2 generates an SMBus transaction to the I/O expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on the IOEXPINTN input pin (alternate function of GPIO) of the PES32NT24BG2. In response to an I/O expander interrupt, the PES32NT24BG2 generates an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.

General Purpose Input/Output

The PES32NT24BG2 provides 9 General Purpose I/O (GPIO) pins that may be individually configured as general purpose inputs, general purpose outputs, or alternate functions. All GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.

Pin Description

The following tables list the functions of the pins provided on the PES32NT24BG2. Some of the functions listed may be multiplexed onto the same pin. The active polarity of a signal is defined using a suffix. Signals ending with an "N" are defined as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level. Differential signals end with a suffix "N" or "P." The differential signal ending in "P" is the positive portion of the differential pair and the differential signal ending in "N" is the negative portion of the differential pair.

Note: Pin [x] of a port refers to a lane. For port 0, PE00RN[0] refers to lane 0, PE00RN[1] refers to lane 1, etc.

Signal	Type	Name/Description
PE00RN[1:0] PE00RP[1:0]	I	PCI Express Port 0 Serial Data Receive. Differential PCI Express receive pairs for port 0.
PE00TN[1:0] PE00TP[1:0]	O	PCI Express Port 0 Serial Data Transmit. Differential PCI Express transmit pairs for port 0.
PE01RN[1:0] PE01RP[1:0]	I	PCI Express Port 1 Serial Data Receive. Differential PCI Express receive pairs for port 1.
PE01TN[1:0] PE01TP[1:0]	O	PCI Express Port 1 Serial Data Transmit. Differential PCI Express transmit pairs for port 1.
PE02RN[1:0] PE02RP[1:0]	I	PCI Express Port 2 Serial Data Receive. Differential PCI Express receive pairs for port 2.
PE02TN[1:0] PE02TP[1:0]	O	PCI Express Port 2 Serial Data Transmit. Differential PCI Express transmit pairs for port 2.
PE03RN[1:0] PE03RP[1:0]	I	PCI Express Port 3 Serial Data Receive. Differential PCI Express receive pairs for port 3.
PE03TN[1:0] PE03TP[1:0]	O	PCI Express Port 3 Serial Data Transmit. Differential PCI Express transmit pairs for port 3.
PE04RN[1:0] PE04RP[1:0]	I	PCI Express Port 4 Serial Data Receive. Differential PCI Express receive pairs for port 4.
PE04TN[1:0] PE04TP[1:0]	O	PCI Express Port 4 Serial Data Transmit. Differential PCI Express transmit pairs for port 4.
PE05RN[1:0] PE05RP[1:0]	I	PCI Express Port 5 Serial Data Receive. Differential PCI Express receive pairs for port 5.
PE05TN[1:0] PE05TP[1:0]	O	PCI Express Port 5 Serial Data Transmit. Differential PCI Express transmit pairs for port 5.
PE06RN[1:0] PE06RP[1:0]	I	PCI Express Port 6 Serial Data Receive. Differential PCI Express receive pairs for port 6.
PE06TN[1:0] PE06TP[1:0]	O	PCI Express Port 6 Serial Data Transmit. Differential PCI Express transmit pairs for port 6.
PE07RN[1:0] PE07RP[1:0]	I	PCI Express Port 7 Serial Data Receive. Differential PCI Express receive pairs for port 7.
PE07TN[1:0] PE07TP[1:0]	O	PCI Express Port 7 Serial Data Transmit. Differential PCI Express transmit pairs for port 7.
PE08RN[0] PE08RP[0]	I	PCI Express Port 8 Serial Data Receive. Differential PCI Express receive pair for port 8.
PE08TN[0] PE08TP[0]	O	PCI Express Port 8 Serial Data Transmit. Differential PCI Express transmit pair for port 8.
PE09RN[0] PE09RP[0]	I	PCI Express Port 9 Serial Data Receive. Differential PCI Express receive pair for port 9.
PE09TN[0] PE09TP[0]	O	PCI Express Port 9 Serial Data Transmit. Differential PCI Express transmit pair for port 9.
PE10RN[0] PE10RP[0]	I	PCI Express Port 10 Serial Data Receive. Differential PCI Express receive pair for port 10.

Table 2 PCI Express Interface Pins (Part 1 of 3)

Signal	Type	Name/Description
PE10TN[0] PE10TP[0]	O	PCI Express Port 10 Serial Data Transmit. Differential PCI Express transmit pair for port 10.
PE11RN[0] PE11RP[0]	I	PCI Express Port 11 Serial Data Receive. Differential PCI Express receive pair for port 11.
PE11TN[0] PE11TP[0]	O	PCI Express Port 11 Serial Data Transmit. Differential PCI Express transmit pair for port 11.
PE12RN[0] PE12RP[0]	I	PCI Express Port 12 Serial Data Receive. Differential PCI Express receive pair for port 12.
PE12TN[0] PE12TP[0]	O	PCI Express Port 12 Serial Data Transmit. Differential PCI Express transmit pair for port 12.
PE13RN[0] PE13RP[0]	I	PCI Express Port 13 Serial Data Receive. Differential PCI Express receive pair for port 13.
PE13TN[0] PE13TP[0]	O	PCI Express Port 13 Serial Data Transmit. Differential PCI Express transmit pair for port 13. W
PE14RN[0] PE14RP[0]	I	PCI Express Port 14 Serial Data Receive. Differential PCI Express receive pair for port 14.
PE14TN[0] PE14TP[0]	O	PCI Express Port 14 Serial Data Transmit. Differential PCI Express transmit pair for port 14.
PE15RN[0] PE15RP[0]	I	PCI Express Port 15 Serial Data Receive. Differential PCI Express receive pair for port 15.
PE15TN[0] PE15TP[0]	O	PCI Express Port 15 Serial Data Transmit. Differential PCI Express transmit pair for port 15.
PE16RN[0] PE16RP[0]	I	PCI Express Port 16 Serial Data Receive. Differential PCI Express receive pair for port 16.
PE16TN[0] PE16TP[0]	O	PCI Express Port 16 Serial Data Transmit. Differential PCI Express transmit pair for port 16.
PE17RN[0] PE17RP[0]	I	PCI Express Port 17 Serial Data Receive. Differential PCI Express receive pair for port 17.
PE17TN[0] PE17TP[0]	O	PCI Express Port 17 Serial Data Transmit. Differential PCI Express transmit pair for port 17.
PE18RN[0] PE18RP[0]	I	PCI Express Port 18 Serial Data Receive. Differential PCI Express receive pair for port 18.
PE18TN[0] PE18TP[0]	O	PCI Express Port 18 Serial Data Transmit. Differential PCI Express transmit pair for port 18.
PE19RN[0] PE19RP[0]	I	PCI Express Port 19 Serial Data Receive. Differential PCI Express receive pair for port 19.
PE19TN[0] PE19TP[0]	O	PCI Express Port 19 Serial Data Transmit. Differential PCI Express transmit pair for port 19.
PE20RN[0] PE20RP[0]	I	PCI Express Port 20 Serial Data Receive. Differential PCI Express receive pair for port 20.
PE20TN[0] PE20TP[0]	O	PCI Express Port 20 Serial Data Transmit. Differential PCI Express transmit pair for port 20.
PE21RN[0] PE21RP[0]	I	PCI Express Port 21 Serial Data Receive. Differential PCI Express receive pair for port 21.

Table 2 PCI Express Interface Pins (Part 2 of 3)

Signal	Type	Name/Description
PE21TN[0] PE21TP[0]	O	PCI Express Port 21 Serial Data Transmit. Differential PCI Express transmit pair for port 21.
PE22RN[0] PE22RP[0]	I	PCI Express Port 22 Serial Data Receive. Differential PCI Express receive pair for port 22.
PE22TN[0] PE22TP[0]	O	PCI Express Port 22 Serial Data Transmit. Differential PCI Express transmit pair for port 22.
PE23RN[0] PE23RP[0]	I	PCI Express Port 23 Serial Data Receive. Differential PCI Express receive pair for port 23.
PE23TN[0] PE23TP[0]	O	PCI Express Port 23 Serial Data Transmit. Differential PCI Express transmit pair for port 23.

Table 2 PCI Express Interface Pins (Part 3 of 3)

Signal	Type	Name/Description
GCLKN[1:0] GCLKP[1:0]	I	Global Reference Clock. Differential reference clock input pairs. This clock is used as the reference clock by on-chip PLLs to generate the clocks required for the system logic. The frequency of the differential reference clock is determined by the GCLKFSEL signal. Note: Both pairs of the Global Reference Clocks must be connected to and derived from the same clock source. Refer to the Overview section of Chapter 2 in the PES32NT24xG2 User Manual for additional details.
P00CLKN P00CLKP	I	Port Reference Clock. Differential reference clock pair associated with port 0.
P02CLKN P02CLKP	I	Port Reference Clock. Differential reference clock pair associated with port 2.
P04CLKN P04CLKP	I	Port Reference Clock. Differential reference clock pair associated with port 4.

Table 3 Reference Clock Pins

Signal	Type	Name/Description
MSMBCLK	I/O	Master SMBus Clock. This bidirectional signal is used to synchronize transfers on the master SMBus. It is active and generating the clock only when the EEPROM or I/O Expanders are being accessed.
MSMBDAT	I/O	Master SMBus Data. This bidirectional signal is used for data on the master SMBus.
SSMBADDR[2]	I	Slave SMBus Address. This pin determines the SMBus address to which the slave SMBus interface responds.
SSMBCLK	I/O	Slave SMBus Clock. This bidirectional signal is used to synchronize transfers on the slave SMBus.
SSMBDAT	I/O	Slave SMBus Data. This bidirectional signal is used for data on the slave SMBus.

Table 4 SMBus Interface Pins

Signal	Type	Name/Description
GPIO[0]	I/O	<p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin.</p> <p>1st Alternate function pin name: PART0PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition. 2nd Alternate function pin name: P16LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 16 Link Up Status output.</p>
GPIO[1]	I/O	<p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin.</p> <p>1st Alternate function pin name: PART1PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition. 2nd Alternate function pin name: P16ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 16 Link Active Status Output.</p>
GPIO[2]	I/O	<p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin.</p> <p>1st Alternate function pin name: PART2PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition. 2nd Alternate function pin name: P4LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 4 Link Up Status output.</p>
GPIO[3]	I/O	<p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin.</p> <p>1st Alternate function pin name: PART3PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition. 2nd Alternate function pin name: P4ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 4 Link Active Status Output.</p>
GPIO[4]	I/O	<p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin.</p> <p>1st Alternate function pin name: FAILOVER0 1st Alternate function pin type: Input 1st Alternate function: When this signal changes state and the corresponding failover capability is enabled, a failover event is signaled. 2nd Alternate function pin name: P0LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 0 Link Up Status output.</p>
GPIO[5]	I/O	<p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin.</p> <p>1st Alternate function pin name: GPEN 1st Alternate function pin type: Output 1st Alternate function: Hot-plug general purpose even output. 2nd Alternate function pin name: P0ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 0 Link Active Status Output.</p>

Table 5 General Purpose I/O Pins (Part 1 of 2)

Signal	Type	Name/Description
GPIO[6]	I/O	<p>General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: FAILOVER1 1st Alternate function pin type: Input 1st Alternate function: When this signal changes state and the corresponding failover capability is enabled, a failover event is signaled. 2nd Alternate function pin name: FAILOVER3 2nd Alternate function pin type: Input 2nd Alternate function: When this signal changes state and the corresponding failover capability is enabled, a failover event is signaled.</p>
GPIO[7]	I/O	<p>General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: FAILOVER2 1st Alternate function pin type: Input 1st Alternate function: When this signal changes state and the corresponding failover capability is enabled, a failover event is signaled. 2nd Alternate function pin name: P8LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 8 Link Up Status output.</p>
GPIO[8]	I/O	<p>General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: IOEXPINTN 1st Alternate function pin type: Input 1st Alternate function: IO expander interrupt. 2nd Alternate function pin name: P8ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 8 Link Active Status Output.</p>

Table 5 General Purpose I/O Pins (Part 2 of 2)

Signal	Type	Name/Description
STK0CFG[1:0]	I	Stack 0 Configuration. These pins select the configuration of stack 0.
STK1CFG[1:0]	I	Stack 1 Configuration. These pins select the configuration of stack 1.
STK2CFG[4:0]	I	Stack 2 Configuration. These pins select the configuration of stack 2.
STK3CFG[4:0]	I	Stack 3 Configuration. These pins select the configuration of stack 3.

Table 6 Stack Configuration Pins

Signal	Type	Name/Description
CLKMODE[1:0]	I	Clock Mode. These signals determine the port clocking mode used by ports of the device.
GCLKFSEL	I	Global Clock Frequency Select. These signals select the frequency of the GCLKP and GCLKN signals. 0x0 100 MHz 0x1 125 MHz

Table 7 System Pins (Part 1 of 2)

Signal	Type	Name/Description
PERSTN	I	Fundamental Reset. Assertion of this signal resets all logic inside the device.
RSTHALT	I	Reset Halt. When this signal is asserted during a switch fundamental reset sequence, the switch remains in a quasi-reset state with the Master and Slave SMBuses active. This allows software to read and write registers internal to the device before normal device operation begins. The device exits the quasi-reset state when the RSTHALT bit is cleared in the SWCTL register by an SMBus master.
SWMODE[3:0]	I	<p>Switch Mode. These configuration pins determine the switch operating mode. These pins should be static and not change following the negation of PERSTN.</p> <ul style="list-style-type: none"> 0x0 - Single partition 0x1 - Single partition with Serial EEPROM initialization 0x2 - Single partition with Serial EEPROM Jump 0 initialization 0x3 - Single partition with Serial EEPROM Jump 1 initialization 0x4 through 0x7 - Reserved 0x8 - Single partition with reduced latency 0x9 - Single partition with Serial EEPROM initialization and reduced latency 0xA - Multi-partition with Unattached ports 0xB - Multi-partition with Unattached ports and I²C Reset 0xC - Multi-partition with Unattached ports and Serial EEPROM initialization 0xD - Multi-partition with Unattached ports with I²C Reset and Serial EEPROM initialization 0xE - Multi-partition with Disabled ports 0xF - Multi-partition with Disabled ports and Serial EEPROM initialization

Table 7 System Pins (Part 2 of 2)

Signal	Type	Name/Description
JTAG_TCK	I	JTAG Clock. This is an input test clock used to clock the shifting of data into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is independent of the system clock with a nominal 50% duty cycle.
JTAG_TDI	I	JTAG Data Input. This is the serial data input to the boundary scan logic or JTAG Controller.
JTAG_TDO	O	JTAG Data Output. This is the serial data shifted out from the boundary scan logic or JTAG Controller. When no data is being shifted out, this signal is tri-stated.
JTAG_TMS	I	JTAG Mode. The value on this signal controls the test mode select of the boundary scan logic or JTAG Controller.
JTAG_TRST_N	I	JTAG Reset. This active low signal asynchronously resets the boundary scan logic and JTAG TAP Controller. An external pull-up on the board is recommended to meet the JTAG specification in cases where the tester can access this signal. However, for systems running in functional mode, one of the following should occur: 1) actively drive this signal low with control logic 2) statically drive this signal low with an external pull-down on the board

Table 8 Test Pins

Signal	Type	Name/Description
REFRES[7:0]	—	External Reference Resistor. Reference for the corresponding SerDes bias currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be connected from this pin to ground and isolated from any source of noise injection. Each bit of this signal corresponds to a SerDes quad, e.g., REFRES[5] is the reference resistor for SerDes quad 5.
REFRESPLL	—	PLL External Reference Resistor. Provides a reference for the PLL bias currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be connected from this pin to ground and isolated from any source of noise injection.
V _{DDCORE}	—	Core V_{DD}. Power supply for core logic (1.0V).
V _{DDI/O}	—	I/O V_{DD}. LVTTL I/O buffer power supply (3.3V).
V _{DDPEA}	—	PCI Express Analog Power. Serdes analog power supply (1.0V).
V _{DDPEHA}	—	PCI Express Analog High Power. Serdes analog power supply (2.5V).
V _{DDPETA}	—	PCI Express Transmitter Analog Voltage. Serdes transmitter analog power supply (1.0V).
V _{SS}	—	Ground.

Table 9 Power, Ground, and SerDes Resistor Pins

Pin Characteristics

Note: Some input pads of the switch do not contain internal pull-ups or pull-downs. Unused SMBus and System inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, floating pins can cause a slight increase in power consumption. Unused Serdes (Rx and Tx) pins should be left floating. Finally, No Connection pins should not be connected.

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor ¹	Notes
PCI Express Interface	PE00RN[1:0]	I	PCIe differential ²	Serial Link		Note: Unused SerDes pins can be left floating
	PE00RP[1:0]	I				
	PE00TN[1:0]	O				
	PE00TP[1:0]	O				
	PE01RN[1:0]	I				
	PE01RP[1:0]	I				
	PE01TN[1:0]	O				
	PE01TP[1:0]	O				
	PE02RN[1:0]	I				
	PE02RP[1:0]	I				
	PE02TN[1:0]	O				
	PE02TP[1:0]	O				

Table 10 Pin Characteristics (Part 1 of 5)

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor¹	Notes
PCI Express Interface (cont.)	PE03RN[1:0]	I	PCIe differential	Serial Link		
	PE03RP[1:0]	I				
	PE03TN[1:0]	O				
	PE03TP[1:0]	O				
	PE04RN[1:0]	I				
	PE04RP[1:0]	I				
	PE04TN[1:0]	O				
	PE04TP[1:0]	O				
	PE05RN[1:0]	I				
	PE05RP[1:0]	I				
	PE05TN[1:0]	O				
	PE05TP[1:0]	O				
	PE06RN[1:0]	I				
	PE06RP[1:0]	I				
	PE06TN[1:0]	O				
	PE06TP[1:0]	O				
	PE07RN[1:0]	I				
	PE07RP[1:0]	I				
	PE07TN[1:0]	O				
	PE07TP[1:0]	O				
	PE08RN[0]	I				
	PE08RP[0]	I				
	PE08TN[0]	O				
	PE08TP[0]	O				
	PE09RN[0]	I				
	PE09RP[0]	I				
	PE09TN[0]	O				
	PE09TP[0]	O				
	PE10RN[0]	I				
	PE10RP[0]	I				
	PE10TN[0]	O				
	PE10TP[0]	O				
	PE11RN[0]	I				
	PE11RP[0]	I				
	PE11TN[0]	O				
	PE11TP[0]	O				

Table 10 Pin Characteristics (Part 2 of 5)

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor¹	Notes
PCI Express Interface (cont.)	PE12RN[0]	I	PCIe differential	Serial Link		
	PE12RP[0]	I				
	PE12TN[0]	O				
	PE12TP[0]	O				
	PE13RN[0]	I				
	PE13RP[0]	I				
	PE13TN[0]	O				
	PE13TP[0]	O				
	PE14RN[0]	I				
	PE14RP[0]	I				
	PE14TN[0]	O				
	PE14TP[0]	O				
	PE15RN[0]	I				
	PE15RP[0]	I				
	PE15TN[0]	O				
	PE15TP[0]	O				
	PE16RN[0]	I				
	PE16RP[0]	I				
	PE16TN[0]	O				
	PE16TP[0]	O				
	PE17RN[0]	I				
	PE17RP[0]	I				
	PE17TN[0]	O				
	PE17TP[0]	O				
	PE18RN[0]	I				
	PE18RP[0]	I				
	PE18TN[0]	O				
	PE18TP[0]	O				
	PE19RN[0]	I				
	PE19RP[0]	I				
	PE19TN[0]	O				
	PE19TP[0]	O				
	PE20RN[0]	I				
	PE20RP[0]	I				
	PE20TN[0]	O				
	PE20TP[0]	O				

Table 10 Pin Characteristics (Part 3 of 5)

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor¹	Notes
PCI Express Interface (cont.)	PE21RN[0]	I	PCIe differential	Serial Link		
	PE21RP[0]	I				
	PE21TN[0]	O				
	PE21TP[0]	O				
	PE22RN[0]	I				
	PE22RP[0]	I				
	PE22TN[0]	O				
	PE22TP[0]	O				
	PE23RN[0]	I				
	PE23RP[0]	I				
	PE23TN[0]	O				
	PE23TP[0]	O				
Reference Clocks	GCLKN[1:0]	I	HCSL	Diff. Clock Input		Refer to Table 11 Note: Unused port clock pins should be connected to Vss on the board.
	GCLKP[1:0]	I				
	P00CLKN	I				
	P00CLKP	I				
	P02CLKN	I				
	P02CLKP	I				
	P04CLKN	I				
	P04CLKP	I				
SMBus	MSMBCLK	I/O	LVTTL	STI ³	Note: When unused, these signals must be pulled up on the board using an external resistor or current source in accordance with the SMBus specification.	
	MSMBDAT	I/O			pull-up	
	SSMBADDR[2]	I		STI	Note: When unused, these signals must be pulled up on the board using an external resistor or current source in accordance with the SMBus specification.	
	SSMBCLK	I/O			pull-up	
	SSMBDAT	I/O		STI		
General Purpose I/O	GPIO[8:0]	I/O	LVTTL	STI, High Drive	pull-up	Unused pins can be left floating.
Stack Configuration	STK0CFG[1:0]	I	LVTTL	Input	pull-down	Unused pins can be left floating.
	STK1CFG[1:0]	I			pull-down	
	STK2CFG[4:0]	I			pull-down	
	STK3CFG[4:0]	I			pull-down	

Table 10 Pin Characteristics (Part 4 of 5)

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor¹	Notes
System Pins	CLKMODE[1:0]	I	LV TTL	Input	pull-up	Unused pins can be left floating.
	GCLKFSEL	I			pull-down	
	PERSTN	I			Schmitt trigger	
	RSTHALT	I			pull-down	
	SWMODE[3:0]	I			pull-down	
EJTAG / JTAG	JTAG_TCK	I	LV TTL	STI	pull-up	Unused pins can be left floating.
	JTAG_TDI	I		STI	pull-up	
	JTAG_TDO	O				
	JTAG_TMS	I		STI	pull-up	
	JTAG_TRST_N	I		STI	pull-up	
SerDes Reference Resistors	REFRES[7:0]	—	Analog			Unused pins should be connected to Vss on the board.
	REFRESPLL	—				

Table 10 Pin Characteristics (Part 5 of 5)

¹. Internal resistor values under typical operating conditions are 92K Ω for pull-up and 91K Ω for pull-down.

². All receiver pins set the DC common mode voltage to ground. All transmitters must be AC coupled to the media.

³. Schmitt Trigger Input (STI).

Logic Diagram — PES32NT24BG2




Figure 3 PES32NT24BG2 Logic Diagram

System Clock Parameters

Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 16 and 15.

Parameter	Description	Condition	Min	Typical	Max	Unit
Refclk _{FREQ}	Input reference clock frequency range		100		125 ¹	MHz
T _{C-RISE}	Rising edge rate	Differential	0.6		4	V/ns
T _{C-FALL}	Falling edge rate	Differential	0.6		4	V/ns
V _{IH}	Differential input high voltage	Differential	+150			mV
V _{IL}	Differential input low voltage	Differential			-150	mV
V _{CROSS}	Absolute single-ended crossing point voltage	Single-ended	+250		+550	mV
V _{CROSS-DELTA}	Variation of V _{CROSS} over all rising clock edges	Single-ended			+140	mV
V _{RB}	Ring back voltage margin	Differential	-100		+100	mV
T _{STABLE}	Time before V _{RB} is allowed	Differential	500			ps
T _{PERIOD-AVG}	Average clock period accuracy		-300		2800	ppm
T _{PERIOD-ABS}	Absolute period, including spread-spectrum and jitter		9.847		10.203	ns
T _{CC-JITTER}	Cycle to cycle jitter				150	ps
V _{MAX}	Absolute maximum input voltage				+1.15	V
V _{MIN}	Absolute minimum input voltage		-0.3			V
Duty Cycle	Duty cycle		40		60	%
Rise/Fall Matching	Single ended rising Refclk edge rate versus falling Refclk edge rate			20		%
Z _{C-DC}	Clock source output DC impedance		40		60	Ω

Table 11 Input Clock Requirements

¹. The input clock frequency will be either 100 or 125 MHz depending on signal GCLKSEL.

Note: Refclk jitter compliant to PCIe Gen2 Common Clock architecture is adequate for the GCLKN/P[x] and PE[x]CLKN/P pins of this IDT PCIe switch. This same jitter specification is applicable when interfacing the switch to another IDT switch in a Separate (Non-Common) Clock architecture.

AC Timing Characteristics

Parameter	Description	Gen 1			Gen 2			Units
		Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹	
PCIe Transmit								
UI	Unit Interval	399.88	400	400.12	199.94	200	200.06	ps
T _{TX-EYE}	Minimum Tx Eye Width	0.75			0.75			UI
T _{TX-EYE-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median			0.125				UI

Table 12 PCIe AC Timing Characteristics (Part 1 of 2)

Parameter	Description	Gen 1			Gen 2			Units
		Min¹	Typ¹	Max¹	Min¹	Typ¹	Max¹	
T _{TX-RISE} , T _{TX-FALL}	TX Rise/Fall Time: 20% - 80%	0.125			0.15			UI
T _{TX-IDLE-MIN}	Minimum time in idle	20			20			UI
T _{TX-IDLE-SET-TO-IDLE}	Maximum time to transition to a valid Idle after sending an Idle ordered set			8			8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Maximum time to transition from valid idle to diff data			8			8	ns
T _{TX-SKEW}	Transmitter data skew between any 2 lanes			1.3			1.3	ns
T _{MIN-PULSED}	Minimum Instantaneous Lone Pulse Width	NA			0.9			UI
T _{TX-HF-DJ-DD}	Transmitter Deterministic Jitter > 1.5MHz Bandwidth	NA					0.15	UI
T _{RF-MISMATCH}	Rise/Fall Time Differential Mismatch	NA					0.1	UI
PCIe Receive								
UI	Unit Interval	399.88	400	400.12	199.94		200.06	ps
T _{RX-EYE (with jitter)}	Minimum Receiver Eye Width (jitter tolerance)	0.4			0.4			UI
T _{RX-EYE-MEDIUM TO MAX JITTER}	Max time between jitter median & max deviation			0.3				UI
T _{RX-SKEW}	Lane to lane input skew			20			8	ns
T _{RX-HF-RMS}	1.5 — 100 MHz RMS jitter (common clock)	NA					3.4	ps
T _{RX-HF-DJ-DD}	Maximum tolerable DJ by the receiver (common clock)	NA					88	ps
T _{RX-LF-RMS}	10 KHz to 1.5 MHz RMS jitter (common clock)	NA					4.2	ps
T _{RX-MIN-PULSE}	Minimum receiver instantaneous eye width	NA			0.6			UI

Table 12 PCIe AC Timing Characteristics (Part 2 of 2)

¹. Minimum, Typical, and Maximum values meet the requirements under PCI Express Base Specification 2.1.

Signal	Symbol	Reference Edge	Min	Max	Unit	Timing Diagram Reference
GPIO						
GPIO[8:0] ¹	Tpw_13b ²	None	50	—	ns	See Figure 4.

Table 13 GPIO AC Timing Characteristics

¹. GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if they are asynchronous.

². The values for this symbol were determined by calculation, not by testing.




Figure 4 GPIO AC Timing Waveform

Signal	Symbol	Reference Edge	Min	Max	Unit	Timing Diagram Reference
JTAG						
JTAG_TCK	Tper_16a	none	50.0	—	ns	See Figure 5.
	Thigh_16a, Tlow_16a		10.0	25.0	ns	
JTAG_TMS ¹ , JTAG_TDI	Tsu_16b	JTAG_TCK rising	2.4	—	ns	
	Thld_16b		1.0	—	ns	
JTAG_TDO	Tdo_16c	JTAG_TCK falling	—	20	ns	
	Tdz_16c ²		—	20	ns	
JTAG_TRST_N	Tpw_16d ²	none	25.0	—	ns	

Table 14 JTAG AC Timing Characteristics

1. The JTAG specification, IEEE 1149.1, recommends that JTAG_TMS should be held at 1 while the signal applied at JTAG_TRST_N changes from 0 to 1. Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK when JTAG_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.

2. The values for this symbol were determined by calculation, not by testing.




Figure 5 JTAG AC Timing Waveform

Recommended Operating Temperature

Grade	Temperature
Commercial	0°C to +70°C Ambient
Industrial	-40°C to +85°C Ambient

Table 15 PES32NT24BG2 Operating Temperatures

Recommended Operating Supply Voltages — Commercial Temperature

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V_{DDC} ORE	Internal logic supply	0.9	1.0	1.1	V
$V_{DOI/O}$	I/O supply except for SerDes	3.125	3.3	3.465	V
V_{DPEA}^1	PCI Express Analog Power	0.95	1.0	1.1	V
V_{DPEHA}^2	PCI Express Analog High Power	2.25	2.5	2.75	V
V_{DPETA}^1	PCI Express Transmitter Analog Voltage	0.95	1.0	1.1	V
V_{SS}	Common ground	0	0	0	V

Table 16 PES32NT24BG2 Operating Voltages — Commercial Temperature

1. V_{DPEA} and V_{DPETA} should have no more than 25mV_{peak-peak} AC power supply noise superimposed on the 1.0V nominal DC value.
2. V_{DPEHA} should have no more than 50mV_{peak-peak} AC power supply noise superimposed on the 2.5V nominal DC value.

Recommended Operating Supply Voltages — Industrial Temperature

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V_{DDC} ORE	Internal logic supply	0.9	1.0	1.1	V
$V_{DOI/O}$	I/O supply except for SerDes	3.125	3.3	3.465	V
V_{DPEA}^1	PCI Express Analog Power	0.95	1.0	1.05	V
V_{DPEHA}^2	PCI Express Analog High Power	2.25	2.5	2.75	V
V_{DPETA}^1	PCI Express Transmitter Analog Voltage	0.95	1.0	1.1	V
V_{SS}	Common ground	0	0	0	V

Table 17 PES32NT24BG2 Operating Voltages — Industrial Temperature

1. V_{DPEA} and V_{DPETA} should have no more than 25mV_{peak-peak} AC power supply noise superimposed on the 1.0V nominal DC value.
2. V_{DPEHA} should have no more than 50mV_{peak-peak} AC power supply noise superimposed on the 2.5V nominal DC value.

Power-Up/Power-Down Sequence

During power supply ramp-up, V_{DDC} ORE must remain at least 1.0V below $V_{DOI/O}$ at all times. There are no other power-up sequence requirements for the various operating supply voltages.

The power-down sequence can occur in any order.

Power Consumption

Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 16 (and also listed below).

Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in Table 16 (and also listed below).

Number of Active Lanes per Port		Core Supply		PCIe Analog Supply		PCIe Analog High Supply		PCIe Transmitter Supply		I/O Supply		Total	
		Typ 1.0V	Max 1.1V	Typ 1.0V	Max 1.1V	Typ 2.5V	Max 2.75V	Typ 1.0V	Max 1.1V	Typ 3.3V	Max 3.465	Typ Power	Max Power
x8/x8/x8/x4/x4 (Full Swing)	mA	2535	3400	1627	1855	233	233	687	740	3	5		
	Watts	2.54	3.74	1.63	2.04	0.58	0.64	0.69	0.81	0.01	0.02	5.45	7.25
x8/x8/x8/x4/x4 (Half Swing)	mA	2535	3400	1399	1595	233	233	357	385	3	5		
	Watts	2.54	3.74	1.40	1.76	0.58	0.64	0.36	0.42	0.01	.02	4.89	6.58

Table 18 PES32NT24BG2 Power Consumption

Note 1: The above power consumption assumes that all ports are functioning at Gen2 (5.0 GT/S) speeds. Power consumption can be reduced by turning off unused ports through software or through boot EEPROM. Power savings will occur in V_{DDPEA} , V_{DDPEHA} , and V_{DDPETA} . Power savings can be estimated as directly proportional to the number of unused ports, since the power consumption of a turned-off port is close to zero. For example, if 3 ports out of 16 are turned off, then the power savings for each of the above three power rails can be calculated quite simply as 3/16 multiplied by the power consumption indicated in the above table.

Note 2: Using a port in Gen1 mode (2.5GT/S) results in approximately 18% power savings for each power rail: V_{DDPEA} , V_{DDPEHA} , and V_{DDPETA} .

Thermal Considerations

This section describes thermal considerations for the PES32NT24BG2 (23mm² FCBGA484 package). The data in Table 19 below contains information that is relevant to the thermal performance of the PES32NT24BG2 switch.

Symbol	Parameter	Value	Units	Conditions
$T_{J(max)}$	Junction Temperature	125	°C	Maximum
$T_{A(max)}$	Ambient Temperature	70	°C	Maximum for commercial-rated products
		85	°C	Maximum for industrial-rated products
$\theta_{JA}(\text{effective})$	Effective Thermal Resistance, Junction-to-Ambient	15.2	°C/W	Zero air flow
		8.5	°C/W	1 m/S air flow
		7.1	°C/W	2 m/S air flow
θ_{JB}	Thermal Resistance, Junction-to-Board	3.1	°C/W	
θ_{JC}	Thermal Resistance, Junction-to-Case	0.15	°C/W	
P	Power Dissipation of the Device	7.25	Watts	Maximum

Table 19 Thermal Specifications for PES32NT24BG2, 23x23 mm FCBGA484 Package

Note: It is important for the reliability of this device in any user environment that the junction temperature not exceed the $T_{J(max)}$ value specified in Table 19. Consequently, the effective junction to ambient thermal resistance (θ_{JA}) for the worst case scenario must be maintained below the value determined by the formula:

$$\theta_{JA} = (T_{J(max)} - T_{A(max)})/P$$

Given that the values of $T_{J(max)}$, $T_{A(max)}$, and P are known, the value of desired θ_{JA} becomes a known entity to the system designer. How to achieve the desired θ_{JA} is left up to the board or system designer, but in general, it can be achieved by adding the effects of θ_{JC} (value provided in Table 19), thermal resistance of the chosen adhesive (θ_{CS}), that of the heat sink (θ_{SA}), amount of airflow, and properties of the circuit board (number of layers and size of the board). It is strongly recommended that users perform their own thermal analysis for their own board and system design scenarios.

DC Electrical Characteristics

Values based on systems running at recommended supply voltages, as shown in Table 16.

Note: See Table 10, Pin Characteristics, for a complete I/O listing.

I/O Type	Parameter	Description	Gen1			Gen2			Unit	Conditions
			Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹		
Serial Link	PCIe Transmit									
	V _{TX-DIFFp-p}	Differential peak-to-peak output voltage	800		1200	800		1200	mV	
	V _{TX-DIFFp-p-LOW}	Low-Drive Differential Peak to Peak Output Voltage	400		1200	400		1200	mV	
	V _{TX-DE-RATIO-3.5dB}	De-emphasized differential output voltage	-3		-4	-3.0	-3.5	-4.0	dB	
	V _{TX-DE-RATIO-6.0dB}	De-emphasized differential output voltage		NA			-5.5	-6.0	-6.5	dB
	V _{TX-DC-CM}	DC Common mode voltage	0		3.6	0		3.6	V	
	V _{TX-CM-ACP}	RMS AC peak common mode output voltage			20				mV	
	V _{TX-CM-DC-active-idle-delta}	Abs delta of DC common mode voltage between L0 and idle			100			100	mV	
	V _{TX-CM-DC-line-delta}	Abs delta of DC common mode voltage between D+ and D-			25			25	mV	
	V _{TX-Idle-DiffP}	Electrical idle diff peak output			20			20	mV	
	RL _{TX-DIFF}	Transmitter Differential Return loss	10					10	dB	0.05 - 1.25GHz
								8	dB	1.25 - 2.5GHz
	RL _{TX-CM}	Transmitter Common Mode Return loss	6					6	dB	
	Z _{TX-DIFF-DC}	DC Differential TX impedance	80	100	120			120	Ω	
	V _{TX-CM-ACpp}	Peak-Peak AC Common		NA				100	mV	
	V _{TX-DC-CM}	Transmit Driver DC Common Mode Voltage	0		3.6	0		3.6	V	
	V _{TX-RCV-DETECT}	The amount of voltage change allowed during Receiver Detection			600			600	mV	
	I _{TX-SHORT}	Transmitter Short Circuit Current Limit	0		90			90	mA	

Table 20 DC Electrical Characteristics (Part 1 of 3)

I/O Type	Parameter	Description	Gen1			Gen2			Unit	Conditions
			Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹		
Serial Link (cont.)	PCIe Receive									
	V _{RX-DIFFp-p}	Differential input voltage (peak-to-peak)	175		1200	120		1200	mV	
	RL _{RX-DIFF}	Receiver Differential Return Loss	10					10	dB	0.05 - 1.25GHz
								8		1.25 - 2.5GHz
	RL _{RX-CM}	Receiver Common Mode Return Loss	6					6	dB	
	Z _{RX-DIFF-DC}	Differential input impedance (DC)	80	100	120	Refer to return loss spec			Ω	
	Z _{RX-DC}	DC common mode impedance	40	50	60	40		60	Ω	
	Z _{RX-COMM-DC}	Powered down input common mode impedance (DC)	200k	350k				50k	Ω	
	Z _{RX-HIGH-IMP-DC-POS}	DC input CM input impedance for V>0 during reset or power down			50k			50k	Ω	
	Z _{RX-HIGH-IMP-DC-NEG}	DC input CM input impedance for V<0 during reset or power down			1.0k			1.0k	Ω	
PCIe REFCLK	V _{RX-IDLE-DET-DIFFp-p}	Electrical idle detect threshold	65		175	65		175	mV	
	V _{RX-CM-ACp}	Receiver AC common-mode peak voltage			150			150	mV	V _{RX-CM-ACp}
	C _{IN}	Input Capacitance	1.5	—		1.5	—		pF	
	Other I/Os									
	LOW Drive Output	I _{OL}	—	2.5	—	—	2.5	—	mA	V _{OL} = 0.4v
		I _{OH}	—	-5.5	—	—	-5.5	—	mA	V _{OH} = 1.5V
	High Drive Output	I _{OL}	—	12.0	—	—	12.0	—	mA	V _{OL} = 0.4v
		I _{OH}	—	-20.0	—	—	-20.0	—	mA	V _{OH} = 1.5V
	Schmitt Trigger Input (STI)	V _{IL}	-0.3	—	0.8	-0.3	—	0.8	V	—
		V _{IH}	2.0	—	V _{DD} I/O + 0.5	2.0	—	V _{DD} I/O + 0.5	V	—
	Input	V _{IL}	-0.3	—	0.8	-0.3	—	0.8	V	—
		V _{IH}	2.0	—	V _{DD} I/O + 0.5	2.0	—	V _{DD} I/O + 0.5	V	—
3.3V Output Low Voltage	V _{OL}		—	—	0.4		—	0.4	V	I _{OL} = 8mA for JTAG_TDO and GPIO pins
3.3V Output High Voltage	V _{OH}		2.4	—	—	2.4	—	—	V	I _{OH} = 8mA for JTAG_TDO and GPIO pins

Table 20 DC Electrical Characteristics (Part 2 of 3)

I/O Type	Parameter	Description	Gen1			Gen2			Unit	Conditions
			Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹		
Capacitance	C_{IN}		—	—	8.5	—	—	8.5	pF	—
Leakage	Inputs		—	—	± 10	—	—	± 10	μA	$V_{DD}I/O$ (max)
	I_{O_LEAK} w/o Pull-ups/downs		—	—	± 10	—	—	± 10	μA	$V_{DD}I/O$ (max)
	I_{O_LEAK} WITH Pull-ups/downs		—	—	± 80	—	—	± 80	μA	$V_{DD}I/O$ (max)

Table 20 DC Electrical Characteristics (Part 3 of 3)

¹. Minimum, Typical, and Maximum values meet the requirements under PCI Express Base Specification 2.1.

Absolute Maximum Voltage Rating

Core Supply	PCIe Analog Supply	PCIe Analog High Supply	PCIe Transmitter Supply	I/O Supply
1.5V	1.5V	4.6V	1.5V	4.6V

Table 21 PES32NT24BG2 Absolute Maximum Voltage Rating

Warning: For proper and reliable operation in adherence with this data sheet, the device should not exceed the recommended operating voltages in Table 16. The absolute maximum operating voltages in Table 21 are offered to provide guidelines for voltage excursions outside the recommended voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside the maximum range may adversely affect device functionality and reliability.

SMBus Characterization

Symbol	Parameter	SMBus 2.0 Char. Data ¹			Unit
		3V	3.3V	3.6V	
DC Parameter for SDA Pin					
V_{IL}	Input Low	1.16	1.26	1.35	V
V_{IH}	Input High	1.56	1.67	1.78	V
$V_{OL@350\mu A}$	Output Low	15	15	15	mV
$I_{OL@0.4V}$		23	24	25	mA
I_{Pullup}	Current Source	—	—	—	μA
I_{IL_Leak}	Input Low Leakage	0	0	0	μA
I_{IH_Leak}	Input High Leakage	0	0	0	μA

Table 22 SMBus DC Characterization Data (Part 1 of 2)

Symbol	Parameter	SMBus 2.0 Char. Data¹			Unit
		3V	3.3V	3.6V	
DC Parameter for SCL Pin					
V _{IL} (V)	Input Low	1.11	1.2	1.31	V
V _{IH} (V)	Input High	1.54	1.65	1.76	V
I _{IL_Leak}	Input Low Leakage	0	0	0	µA
I _{IH_Leak}	Input High Leakage	0	0	0	µA

Table 22 SMBus DC Characterization Data (Part 2 of 2)

1. Data at room and hot temperature.

Symbol	Parameter	SMBus @3.3V ±10%¹		Unit
		Min	Max	
F _{SCL}	Clock frequency	5	600	KHz
T _{BUF}	Bus free time between Stop and Start	3.5	—	µs
T _{HD:STA}	Start condition hold time	1	—	µs
T _{SU:STA}	Start condition setup time	1	—	µs
T _{SU:STO}	Stop condition setup time	1	—	µs
T _{HD:DAT}	Data hold time	1	—	ns
T _{SU:DAT}	Data setup time	1	—	ns
T _{TIMEOUT}	Detect clock low time out	—	74.7	ms
T _{LOW}	Clock low period	3.7	—	µs
T _{HIGH}	Clock high period	3.7	—	µs
T _F	Clock/Data fall time	—	72.2	ns
T _R	Clock/Data rise time	—	68.3	ns
T _{POR@10kHz}	Time which a device must be operational after power-on reset	20	—	ms

Table 23 SMBus AC Timing Data

1. Data at room and hot temperature.

Package Pinout — 484-BGA Signal Pinout for the PES32NT24BG2

The following table lists the pin numbers and signal names for the PES32NT24BG2 device. Note: Pins labeled NC are No Connection.

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
A1	STK2CFG1		B5	V _{SS}		C9	V _{SS}	
A2	V _{DD} I/O		B6	PE06TN1		C10	PE06RN0	
A3	PE07TP1		B7	PE06TN0		C11	V _{SS}	
A4	PE07TP0		B8	V _{SS}		C12	V _{SS}	
A5	V _{SS}		B9	GCLKN0		C13	PE05RN1	
A6	PE06TP1		B10	V _{SS}		C14	V _{SS}	
A7	PE06TP0		B11	PE05TN1		C15	PE05RN0	
A8	V _{SS}		B12	PE05TN0		C16	REFRES02	
A9	GCLKP0		B13	V _{SS}		C17	V _{SS}	
A10	V _{SS}		B14	P04CLKN		C18	PE04RN0	
A11	PE05TP1		B15	V _{SS}		C19	PERSTN	
A12	PE05TP0		B16	PE04TN1		C20	JTAG_TRST_N	
A13	V _{SS}		B17	PE04TN0		C21	SSMBDAT	
A14	P04CLKP		B18	V _{DD} I/O		C22	V _{DD} I/O	
A15	V _{SS}		B19	MSMBCLK		D1	STK2CFG4	
A16	PE04TP1		B20	JTAG_TMS		D2	V _{DD} I/O	
A17	PE04TP0		B21	SSMBCLK		D3	V _{SS}	
A18	V _{DD} I/O		B22	JTAG_TCK		D4	STK3CFG4	
A19	MSMBDAT		C1	STK2CFG3		D5	PE07RP1	
A20	JTAG_TDO		C2	V _{DD} I/O		D6	PE07RN0	
A21	CLKMODE1		C3	V _{SS}		D7	V _{SS}	
A22	SSMBADDR2		C4	STK3CFG3		D8	PE06RP1	
B1	STK2CFG2		C5	PE07RN1		D9	V _{SS}	
B2	V _{DD} I/O		C6	V _{SS}		D10	PE06RP0	
B3	PE07TN1		C7	V _{SS}		D11	REFRESPLL	
B4	PE07TN0		C8	PE06RN1		D12	V _{SS}	

Table 24 PES 32NT24BG2 Signal Pin-Out (Part 1 of 7)

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
D13	PE05RP1		E17	PE04RP1		F21	PE03TN0	
D14	V _{SS}		E18	V _{DD} PEHA		F22	PE03TP0	
D15	PE05RP0		E19	V _{SS}		G1	PE08TP0	
D16	V _{SS}		E20	V _{SS}		G2	PE08TN0	
D17	PE04RN1		E21	PE03TN1		G3	V _{SS}	
D18	PE04RP0		E22	PE03TP1		G4	PE09RN0	
D19	V _{SS}		F1	V _{SS}		G5	PE09RP0	
D20	JTAG_TDI		F2	V _{SS}		G6	V _{DD} PEA	
D21	V _{DD} I/O		F3	PE08RN0		G7	V _{SS}	
D22	V _{DD} I/O		F4	PE08RP0		G8	V _{DD} CORE	
E1	STK3CFG1		F5	V _{DD} PEHA		G9	V _{DD} CORE	
E2	STK3CFG2		F6	V _{DD} PEHA		G10	V _{SS}	
E3	V _{SS}		F7	V _{DD} PEHA		G11	V _{DD} CORE	
E4	V _{SS}		F8	V _{DD} PEA		G12	V _{DD} CORE	
E5	V _{DD} PEHA		F9	V _{DD} PETA		G13	V _{SS}	
E6	PE07RP0		F10	V _{DD} PEA		G14	V _{DD} CORE	
E7	V _{DD} PEA		F11	V _{DD} PEA		G15	V _{DD} CORE	
E8	V _{DD} PEA		F12	V _{DD} PETA		G16	V _{SS}	
E9	V _{DD} PETA		F13	V _{DD} PETA		G17	V _{DD} PEA	
E10	V _{DD} PEA		F14	V _{DD} PEA		G18	V _{DD} PEA	
E11	REFRES03		F15	V _{DD} PEA		G19	PE03RP1	
E12	V _{DD} PETA		F16	V _{DD} PEA		G20	PE03RN1	
E13	NC		F17	V _{DD} PEHA		G21	V _{SS}	
E14	V _{SS}		F18	V _{DD} PEHA		G22	V _{SS}	
E15	V _{DD} PEA		F19	V _{DD} PEHA		H1	PE09TP0	
E16	V _{SS}		F20	V _{SS}		H2	PE09TN0	

Table 24 PES 32NT24BG2 Signal Pin-Out (Part 2 of 7)

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
H3	REFRES05		J7	V _{SS}		K11	V _{DDCORE}	
H4	V _{SS}		J8	V _{DDCORE}		K12	V _{DDCORE}	
H5	V _{DDPEA}		J9	V _{DDCORE}		K13	V _{SS}	
H6	V _{DDPEA}		J10	V _{SS}		K14	V _{DDCORE}	
H7	V _{SS}		J11	V _{DDCORE}		K15	V _{DDCORE}	
H8	V _{DDCORE}		J12	V _{DDCORE}		K16	V _{SS}	
H9	V _{DDCORE}		J13	V _{SS}		K17	V _{DDPETA}	
H10	V _{SS}		J14	V _{DDCORE}		K18	REFRES01	
H11	V _{DDCORE}		J15	V _{DDCORE}		K19	PE02RP1	
H12	V _{DDCORE}		J16	V _{SS}		K20	PE02RN1	
H13	V _{SS}		J17	V _{DDPETA}		K21	V _{SS}	
H14	V _{DDCORE}		J18	V _{DDPETA}		K22	V _{SS}	
H15	V _{DDCORE}		J19	REFRES00		L1	PE11TP0	
H16	V _{SS}		J20	NC		L2	PE11TN0	
H17	V _{DDPEA}		J21	P02CLKN		L3	V _{SS}	
H18	PE03RP0		J22	P02CLKP		L4	V _{SS}	
H19	PE03RN0		K1	PE10TP0		L5	V _{DDPEA}	
H20	V _{SS}		K2	PE10TN0		L6	V _{DDPEA}	
H21	P00CLKN		K3	V _{SS}		L7	V _{SS}	
H22	P00CLKP		K4	PE11RN0		L8	V _{DDCORE}	
J1	V _{SS}		K5	PE11RP0		L9	V _{DDCORE}	
J2	V _{SS}		K6	V _{DDPETA}		L10	V _{SS}	
J3	PE10RN0		K7	V _{SS}		L11	V _{DDCORE}	
J4	PE10RP0		K8	V _{DDCORE}		L12	V _{DDCORE}	
J5	V _{DDPETA}		K9	V _{DDCORE}		L13	V _{SS}	
J6	V _{DDPETA}		K10	V _{SS}		L14	V _{DDCORE}	

Table 24 PES 32NT24BG2 Signal Pin-Out (Part 3 of 7)

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
L15	V_{DD} CORE		M19	V_{SS}		P1	PE13TP0	
L16	V_{SS}		M20	V_{SS}		P2	PE13TN0	
L17	V_{DD} PEA		M21	PE02TN0		P3	V_{SS}	
L18	PE02RP0		M22	PE02TP0		P4	V_{SS}	
L19	PE02RN0		N1	PE12TP0		P5	V_{DD} PETA	
L20	V_{SS}		N2	PE12TN0		P6	V_{DD} PETA	
L21	PE02TN1		N3	REFRES04		P7	V_{SS}	
L22	PE02TP1		N4	PE13RN0		P8	V_{DD} CORE	
M1	V_{SS}		N5	PE13RP0		P9	V_{DD} CORE	
M2	V_{SS}		N6	V_{DD} PEA		P10	V_{SS}	
M3	PE12RN0		N7	V_{SS}		P11	V_{DD} CORE	
M4	PE12RP0		N8	V_{DD} CORE		P12	V_{DD} CORE	
M5	V_{DD} PEA		N9	V_{DD} CORE		P13	V_{SS}	
M6	V_{DD} PEA		N10	V_{SS}		P14	V_{DD} CORE	
M7	V_{SS}		N11	V_{DD} CORE		P15	V_{DD} CORE	
M8	V_{DD} CORE		N12	V_{DD} CORE		P16	V_{SS}	
M9	V_{DD} CORE		N13	V_{SS}		P17	V_{DD} PEA	
M10	V_{SS}		N14	V_{DD} CORE		P18	PE01RP0	
M11	V_{DD} CORE		N15	V_{DD} CORE		P19	PE01RN0	
M12	V_{DD} CORE		N16	V_{SS}		P20	V_{SS}	
M13	V_{SS}		N17	V_{DD} PEA		P21	PE01TN1	
M14	V_{DD} CORE		N18	V_{DD} PEA		P22	PE01TP1	
M15	V_{DD} CORE		N19	PE01RP1		R1	V_{SS}	
M16	V_{SS}		N20	PE01RN1		R2	V_{SS}	
M17	V_{DD} PEA		N21	V_{SS}		R3	PE14RN0	
M18	V_{DD} PEA		N22	V_{SS}		R4	PE14RP0	

Table 24 PES 32NT24BG2 Signal Pin-Out (Part 4 of 7)

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
R5	V_{DD} PETA		T9	V_{DD} CORE		U13	V_{DD} PEA	
R6	V_{DD} PETA		T10	V_{SS}		U14	V_{DD} PEA	
R7	V_{SS}		T11	V_{DD} CORE		U15	V_{DD} PETA	
R8	V_{DD} CORE		T12	V_{DD} CORE		U16	V_{DD} PEA	
R9	V_{DD} CORE		T13	V_{SS}		U17	V_{DD} PEHA	
R10	V_{SS}		T14	V_{DD} CORE		U18	PE00RP0	
R11	V_{DD} CORE		T15	V_{DD} CORE		U19	PE00RN0	
R12	V_{DD} CORE		T16	V_{SS}		U20	V_{SS}	
R13	V_{SS}		T17	V_{DD} PETA		U21	PE00TN1	
R14	V_{DD} CORE		T18	V_{DD} PETA		U22	PE00TP1	
R15	V_{DD} CORE		T19	PE00RP1		V1	V_{DD} I/O	
R16	V_{SS}		T20	PE00RN1		V2	V_{DD} I/O	
R17	V_{DD} PETA		T21	V_{SS}		V3	PE15RN0	
R18	V_{DD} PETA		T22	V_{SS}		V4	PE15RP0	
R19	V_{SS}		U1	PE15TP0		V5	V_{SS}	
R20	V_{SS}		U2	PE15TN0		V6	PE17RP0	
R21	PE01TN0		U3	V_{SS}		V7	V_{SS}	
R22	PE01TP0		U4	V_{SS}		V8	V_{DD} PEA	
T1	PE14TP0		U5	V_{DD} PEHA		V9	V_{DD} PEA	
T2	PE14TN0		U6	V_{DD} PEHA		V10	V_{SS}	
T3	V_{SS}		U7	V_{DD} PEA		V11	V_{DD} PETA	
T4	V_{SS}		U8	V_{DD} PEA		V12	V_{SS}	
T5	V_{DD} PEHA		U9	V_{DD} PEA		V13	V_{DD} PEA	
T6	V_{DD} PEHA		U10	V_{DD} PETA		V14	PE21RP0	
T7	V_{SS}		U11	V_{DD} PETA		V15	V_{DD} PETA	
T8	V_{DD} CORE		U12	V_{DD} PEA		V16	V_{DD} PEA	


Table 24 PES 32NT24BG2 Signal Pin-Out (Part 5 of 7)

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
V17	V_{DD} PEHA		W21	V_{DD} I/O		AA3	SWMODE0	
V18	V_{DD} PEHA		W22	V_{DD} I/O		AA4	V_{SS}	
V19	V_{SS}		Y1	STK0CFG0		AA5	V_{DD} I/O	
V20	V_{SS}		Y2	STK3CFG0		AA6	PE16TN0	
V21	PE00TN0		Y3	V_{SS}		AA7	PE17TN0	
V22	PE00TP0		Y4	V_{DD} I/O		AA8	V_{SS}	
W1	V_{SS}		Y5	PE16RN0		AA9	PE18TN0	
W2	STK1CFG0		Y6	V_{SS}		AA10	PE19TN0	
W3	STK2CFG0		Y7	V_{SS}		AA11	V_{SS}	
W4	V_{DD} I/O		Y8	PE18RN0		AA12	GCLKN1	
W5	PE16RP0		Y9	V_{SS}		AA13	V_{SS}	
W6	PE17RN0		Y10	V_{SS}		AA14	PE20TN0	
W7	REFRES06		Y11	PE19RN0		AA15	PE21TN0	
W8	PE18RP0		Y12	V_{SS}		AA16	V_{SS}	
W9	V_{SS}		Y13	PE20RN0		AA17	PE22TN0	
W10	V_{SS}		Y14	V_{SS}		AA18	PE23TN0	
W11	PE19RP0		Y15	REFRES07		AA19	STK0CFG1	
W12	V_{SS}		Y16	PE22RN0		AA20	GPIO_03	2
W13	PE20RP0		Y17	V_{SS}		AA21	GPIO_04	2
W14	PE21RN0		Y18	V_{SS}		AA22	GPIO_05	2
W15	V_{SS}		Y19	PE23RN0		AB1	SWMODE1	
W16	PE22RP0		Y20	GPIO_06	2	AB2	RSTHALT	
W17	V_{SS}		Y21	GPIO_07	2	AB3	SWMODE2	
W18	V_{DD} PEHA		Y22	GPIO_08	2	AB4	SWMODE3	
W19	PE23RP0		AA1	CLKMODE0		AB5	V_{DD} I/O	
W20	V_{DD} I/O		AA2	GCLKFSEL		AB6	PE16TP0	

Table 24 PES 32NT24BG2 Signal Pin-Out (Part 6 of 7)

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
AB7	PE17TP0		AB13	V _{SS}		AB19	STK1CFG1	
AB8	V _{SS}		AB14	PE20TP0		AB20	GPIO_00	2
AB9	PE18TP0		AB15	PE21TP0		AB21	GPIO_01	2
AB10	PE19TP0		AB16	V _{SS}		AB22	GPIO_02	2
AB11	V _{SS}		AB17	PE22TP0				
AB12	GCLKP1		AB18	PE23TP0				

Table 24 PES 32NT24BG2 Signal Pin-Out (Part 7 of 7)

PES32NT24BG2 Package Drawing — 484-Pin HL/HLG484

PES32NT24BG2 Package Drawing — Page Two

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
00	INITIAL RELEASE	09/22/09	

NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- "e" REPRESENTS THE BASIC SOLDER BALL GRID PITCH
- "W" REPRESENTS THE MAXIMUM SOLDER BALL MATRIX SIZE
- "N" REPRESENTS THE BALLCOUNT NUMBER
- DIMENSION "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM $\overline{[-C-]}$
- SEATING PLANE AND PRIMARY DATUM $\overline{[-C-]}$ ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS
- "A1" ID CORNER MUST BE IDENTIFIED BY CHAMFER, INK MARK, METALLIZED MARKING, INDENTATION OR OTHER FEATURE ON PACKAGE BODY
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- ALL DIMENSIONS ARE IN MILLIMETERS

484 BALLS

S	Y	M	JEDEC VARIATION
SYMBOL	M	B	NONE
L	MIN	NOM	MAX
A	—	—	2.92
A1	—	.50	—
A2	1.96	—	2.32
D	23.00	BSC	
E	23.00	BSC	
M	22		3
N	484		4
e	1.00	BSC	
b	.50	.64	.70
CENTER BALL MATRIX	N/A		

Note:
Nominal package height: 2.63mm
Minimum package height: 2.53mm.

TOLERANCES UNLESS SPECIFIED	6024 Silver Creek Valley Rd
DECIMAL ANGULAR	San Jose, CA 95138
$\pm 1^\circ$	PHONE: (408) 284-8200
$\pm .5^\circ$	FAX: (408) 284-3572
$\pm .05$	www.IDT.com
$\pm .03$	
APPROVALS	TITLE HI/HLG PACKAGE OUTLINE
DRAWN <i>B/P</i>	23.0 x 23.0 mm BODY
CHECKED	1.00 mm PITCH FCBA
	SIZE DRAWING No. PSC-4287 REV 00
	C
	DO NOT SCALE DRAWING SHEET 2 of 2

Revision History

- October 27, 2010:** Initial publication of final data sheet.
- November 11, 2010:** Added ZB silicon on Ordering page.
- January 26, 2011:** In Table 18, Power Consumption, revised IO (and Total) power numbers in Full Swing section and added Half Swing section. Adjusted P value in Table 19.
- March 9, 2011:** In Table 10, deleted "External pull-down" from the Notes column for JTAG_TRST_N.
- March 28, 2011:** In Tables 16 and 17, added V_{DD}PETA to footnote #1.
- May 20, 2011:** Removed ZA silicon and added ZC to Order page and codes.
- November 7, 2011:** Revised values in Table 18, Power Consumption, and updated power dissipation value in Table 19.
- November 29, 2011:** Added new Tables 22 and 23, SMBus Characterization and Timing.
- March 14, 2012:** In Table 3, revised description for GCLKN/P signals.
- April 16, 2013:** In Table 20, added 3.3V output voltage parameters under Other I/Os category.
- May 16, 2013:** Added Note after Table 11. In Table 20, added information in the Conditions column for the 3.3V parameters.

Ordering Information

NN	A	NNA	AN	AA	AAA	A	Legend
Product Family	Operating Voltage	Product Detail	Generation Series	Device Revision	Package	Temp Range	A = Alpha Character N = Numeric Character
						Blank	Commercial Temperature (0°C to +70°C Ambient)
						I	Industrial Temperature (-40° C to +85° C Ambient)
					HL	484-ball FCBGA	
					HLG	484-ball FCBGA, Green	
					ZB	ZB revision	
					ZC	ZC revision	
					G2	PCIe Gen 2	
					32NT24B	32-lane, 24-port	
					H	1.0V Core Voltage	
					89	Serial Switching Product	

Valid Combinations

89H32NT24BG2ZBHL	484-ball FCBGA package, Commercial Temp.	89H32NT24BG2ZCHL	484-ball FCBGA package, Commercial Temp.
89H32NT24BG2ZBHLG	484-ball Green FCBGA package, Commercial Temp.	89H32NT24BG2ZCHLG	484-ball Green FCBGA package, Commercial Temp.
89H32NT24BG2ZBHLLI	484-ball FCBGA package, Industrial Temp.	89H32NT24BG2ZCHLLI	484-ball FCBGA package, Industrial Temp.
89H32NT24BG2ZBHLGI	484-ball Green FCBGA package, Industrial Temp.	89H32NT24BG2ZCHLGI	484-ball Green FCBGA package, Industrial Temp.



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
email: ssdhelp@idt.com
phone: 408-284-8208

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2013. All rights reserved.