1

DATA SHEET

General Description


The IDT8T33FS314I is a low skew 1-to-4 Differential Fanout Buffer. designed with clock distribution in mind, accepting two clock sources into an input MUX. The MUX is controlled by a CLK SEL pin. This makes the IDT8T33FS314I very versatile, in that, it can operate as both a differential clock buffer as well as a signal-level translator and fanout buffer.

The device is designed on a SiGe process and can operate at frequencies in excess of 2.7GHz. This ensures negligible jitter introduction to the timing budget which makes it an ideal choice for distributing high frequency, high precision clocks across back planes and boards in communication systems. Internal temperature compensation guarantees consistent performance across various platforms.


Features

- Four differential ECL/LVPECL level outputs
- One differential ECL/LVPECL or single-ended input (CLKA) One differential HSTL or single-ended input (CLKB)
- Maximum output frequency: 2.7GHz
- Additive phase jitter, RMS: 0.114ps (typical) @ 156.25MHz
- Output skew: 50ps (maximum)
- LVPECL and HSTL mode operating voltage supply range: $V_{CC} = 2.5V \pm 5\%$ or $3.3V \pm 5\%$, $V_{EE} = 0V$
- ECL mode operating voltage supply range: $V_{EE} = -3.3V \pm 5\%$ or $-2.5V \pm 5\%$, $V_{CC} = 0V$
- -40°C to 85°C ambient operating temperature
- Lead-free (RoHS 6) packaging

Block Diagram



Pin Assignment



IDT8T33FS314I

20-Lead 209-MIL SSOP

5.3mm x 7.2mm x 1.75mm body package PY Package Top View

20-Lead TSSOP

4.4mm x 6.5mm x 0.925mm body package

PG Package Top View

Pin Descriptions and Characteristics

Table 1. Pin Descriptions

Number	Name	Ту	/pe	Description
1, 3, 10 11, 20	V _{CC}	Power		Positive supply pins.
2	nc	Unused		No connect.
4	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLKB, nCLKB inputs. When LOW, selects CLKA, nCLKA inputs.
5	CLKA	Input	Pulldown	Default non-inverting differential clock input. LVPECL/ECL interface levels.
6	nCLKA	Input	Pullup/ Pulldown	Default inverting differential clock input. LVPECL/ECL interface levels.
7	CLKB	Input	Pulldown	Alternative non-inverting differential clock input. HSTL interface levels.
8	nCLKB	Input	Pullup/ Pulldown	Alternative inverting differential clock input. HSTL interface levels.
9	V _{EE}	Power		Negative supply pin.
12, 13	nQ3,Q3	Output		Differential output pair. LVPECL/ECL interface levels.
14, 15	nQ2,Q2	Output		Differential output pair. LVPECL/ECL interface levels.
16, 17	nQ1,Q1	Output		Differential output pair. LVPECL/ECL interface levels.
18, 19	nQ0,Q0	Output		Differential output pair. LVPECL/ECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance	CLK_SEL		2		pF
R _{PULLUP}	Input Pullup Resistor			75		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			75		kΩ

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{CC}	3.9V (LVPECL mode, V _{EE} = 0V)
Negative Supply Voltage, V _{EE}	-3.9V (ECL mode, V _{CC} = 0V)
Inputs, V _I (LVPECL mode)	-0.3V to V _{CC} + 0.3V
Inputs, V _I (ECL mode)	0.3V to V _{EE} – 0.3V
Outputs, I _O Continuous Current	50mA
Package Thermal Impedance, θ_{JA} 20-Lead SSOP 20-Lead TSSOP	100.4°C/W (0 mps) 115.0°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 3A. LVPECL DC Characteristics, V_{CC} = 2.5V ±5% or 3.3V ±5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Control I	nput CLK_SEL					
V _{IL}	Input Low Voltage		V _{CC} - 1.810		V _{CC} - 1.475	V
V _{IH}	Input High Voltage		V _{CC} - 1.165		V _{CC} - 0.880	٧
I _{IN}	Input Current	$V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$			100	μA
Clock Inp	out Pair CLKA, nCLKA (LVPECL Differenti	al Signals)		,	,	
V _{PP}	Peak-to-Peak Input Voltage; NOTE 1		0.1		1.3	٧
V _{CMR}	Common Mode Input Voltage; NOTE 2		1.0		V _{CC} - 0.3	٧
I _{IN}	Input Current	$V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$			100	μΑ
Clock Inp	out Pair CLKB, nCLKB (HSTL Differential	Signals)		,	,	
V	Differential Input Valtege NOTE 2	V _{CC} = 3.3V	0.4			٧
V _{DIF}	Differential Input Voltage; NOTE 3	V _{CC} = 2.5V	0.4			V
V _X	Differential Crosspoint Voltage; NOTE 4		0	0.68 - 0.9	V _{CC} - 1.0	٧
I _{IN}	Input Current	$V_{IN} = V_x \pm 0.2V$			200	μΑ
LVPECL	Clock Outputs (Q[0:3], nQ[0:3])					
V _{OH}	Output High Voltage		V _{CC} - 1.2	V _{CC} - 0.808	V _{CC} - 0.7	٧
V	Outrot Levy Voltage	$V_{CC} = 3.3V \pm 5\%$	V _{CC} - 1.9	V _{CC} - 1.689	V _{CC} - 1.5	٧
V _{OL}	Output Low Voltage	$V_{CC} = 2.5V \pm 5\%$	V _{CC} - 1.9	V _{CC} - 1.662	V _{CC} - 1.3	٧
Supply C	current		•			•
I _{EE}	Maximum Quiescent Supply Current without Output Termination Current			49	60	mA

NOTE 1: V_{PP} is the minimum differential input voltage swing required to maintain device functionality.

NOTE 2: V_{CMR} is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} specification.

NOTE 3: V_{DIF} is the minimum differential HSTL input voltage swing required for device functionality.

NOTE 4: V_X is the crosspoint of the differential HSTL input signal. Functional operation is obtained when the crosspoint is within the V_X range and the input swing lies within the V_{PP} specification.

Table 3B. ECL DC Characteristics, V_{CC} = 0V, V_{EE} = -3.3V±5% or -2.5V±5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Control I	nput CLK_SEL				1	
V _{IL}	Input Low Voltage		-1.810		-1.475	V
V _{IH}	Input High Voltage		-1.165		-0.880	٧
I _{IN}	Input Current	$V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$			100	μA
Clock In	out Pair CLKA, nCLKA (LVPECL Differenti	ial Signals)				
V _{PP}	Peak-to-Peak Input Voltage; NOTE 1		0.1		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 2		V _{EE} + 1.0		-0.3	V
I _{IN}	Input Current	$V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$			100	μA
LVPECL	Clock Outputs (Q[0:3], nQ[0:3])				1	
V _{OH}	Output High Voltage		-1.2	-0.808	-0.7	V
V	Outrot Law Valtage	$V_{EE} = -3.3V \pm 5\%$	-1.9	-1.689	-1.5	V
V_{OL}	Output Low Voltage	$V_{EE} = -2.5V \pm 5\%$	-1.9	-1.662	-1.3	V
Supply C	Current		-		1	1
I _{EE}	Maximum Quiescent Supply Current without Output Termination Current			49	60	mA

NOTE 1: V_{PP} is the minimum differential input voltage swing required to maintain device functionality.

NOTE 2: V_{CMR} is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} specification.

AC Electrical Characteristics

Table 4. AC Characteristics, (LVPECL/HSTL), V_{CC} = 3.3V ±5% or 2.5V ±5%, V_{EE} = 0V, or (ECL) V_{FF} = -3.3V ±5% or -2.5V ±5%, V_{CC} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{PP}	Differential Input Voltage; NOTE 1		0.15		1.3	V
V _{CMR}	Differential Input Crosspoint Voltage; NOTE 2		V _{EE} + 1.0		V _{CC} - 0.3	V
f _{CLK}	Input Frequency; NOTE 3				2.7	GHz
t _{PD}	Propagation Delay, CLKA or CLKB to Output Pair; NOTE 4		230		650	ps
V _{DIF}	HSTL Differential Input Voltage; NOTE 5		0.4		1.0	V
V _X	HSTL Input Differential Crosspoint Voltage; NOTE 6		V _{EE} + 0.01		V _{CC} - 1.0	V
\/ . (nn)	Differential Output Voltage	f _{OUT} < 300MHz	0.45	0.88	0.95	V
V _O (pp)	(peak-to-peak)	f _{OUT} < 1.5GHz	0.3	0.74	0.95	V
tsk(o)	Output Skew				50	ps
4::4	Buffer Additive Phase Jitter, RMS;	156.25MHz, @ 3.3V, 1.875MHz – 20MHz		0.114		ps
tjit	refer to Additive Phase Jitter Section	312.5MHz @ 3.3V, 1.875MHz – 20MHz		0.052		ps
tsk(p)	Output Pulse Skew; NOTE 7	660MHz			75	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	0.05		0.3	ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: V_{PP} is the minimum differential ECL/LVPECL input voltage swing required to maintain AC characteristics including t_{PD} and device-to-device skew.

NOTE 2: V_{CMR} is the crosspoint of the differential ECL/LVPECL input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} specification. Violation of V_{CMR} or V_{PP} impacts the device propagation delay, device and part-to-part skew.

NOTE 3: The IDT8T33FS314 is fully operational up to 2.7GHz and is characterized up to 1.5GHz.

NOTE 4: Propagation delay specified for output rise and fall times less than 5ns.

NOTE 5: V_{DIF} is the minimum differential HSTL input voltage swing required to maintain AC characteristics including t_{PD} and device-to-device skew.


NOTE 6: V_X is the crosspoint of the differential HSTL input signal. Normal AC operation is obtained when the crosspoint is within the V_X range and the input swing lies within the V_{DIF} specification. Violation of V_X or V_{DIF} impacts the device propagation delay, device and part-to-part skew.

NOTE 7: Output pulse skew is the absolute value of the difference of the propagation delay times: | t_{PLH} - t_{PHL} |.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the **dBc Phase Noise.** This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



As with most timing specifications, phase noise measurements have issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is


shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

A Rohde & Schartz SMA100 was used as input source.




A Rohde & Schartz SMA100 was used as input source.


Parameter Measurement Information




3.3V, 2.5V LVPECL Output Load Test Circuit




Differential Input Level




Output Skew



Propagation Delay



Output Pulse Skew



Output Rise/Fall Time

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

CLK/nCLK Inputs

For applications not requiring the use of a differential input, both the CLK and nCLK pins can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

Outputs:

LVPECL Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{CC}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V₁in the center of the input voltage swing. For example, if the input clock swing is 2.5V and $V_{CC} = 3.3V$, R1 and R2 value should be adjusted to set V₁ at 1.25V. Similarly, if the input clock swing is 1.8V and V_{CC} = 3.3V, R1 and R2 value should be adjusted to set V₁ at 0.9V. It is recommended to always use R1 and R2 to provide a known V_1 voltage. The values below are for when both the single ended swing and V_{CC} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways.

First, R3 and R4 in parallel should equal the transmission line impedance. For most 50Ω applications, R3 and R4 can be 100Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however $V_{\rm IL}$ cannot be less than -0.3V and $V_{\rm IH}$ cannot be more than $V_{\rm CC}$ + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

3.3V Differential Clock Input Interface

CLKx/nCLKx accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both $V_{O(PP)}$ and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figure 2A to Figure 2E show interface examples for the CLKx/nCLKx input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2A. CLKx/nCLKx Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 2C. CLKx/nCLKx Input Driven by a 3.3V LVPECL Driver




Figure 2E. CLKx/nCLKx Input Driven by a 3.3V HCSL Driver




Figure 2B. CLKx/nCLKx Input Driven by a 3.3V LVPECL Driver




Figure 2D. CLKx/nCLKx Input Driven by a 3.3V LVDS Driver

2.5V Differential Clock Input Interface

CLKx/nCLKx accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both $V_{O(PP)}$ and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figure 3A to Figure 3E show interface examples for the CLKx/nCLKx input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 3A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 3A. CLKx/nCLKx Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 3C. CLKx/nCLKx Input Driven by a 2.5V LVPECL Driver




Figure 3E. CLKx/nCLKx Input Driven by a 2.5V HCSL Driver




Figure 3B. CLKx/nCLKx Input Driven by a 2.5V LVPECL Driver




Figure 3D. CLKx/nCLKx Input Driven by a 2.5V LVDS Driver

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are a low impedance follower output that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to $V_{CC}-2V$. For $V_{CC}=2.5V$, the $V_{CC}-2V$ is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in Figure 5C.




Figure 5A. 2.5V LVPECL Driver Termination Example




Figure 5B. 2.5V LVPECL Driver Termination Example




Figure 5C. 2.5V LVPECL Driver Termination Example

Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8T33FS314I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the IDT8T33FS314I is the sum of the core power plus the power dissipated due to the load. The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 60mA = 207.9mW
- Power (outputs)_{MAX} = 33.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 * 33.2mW = 132.8mW

Total Power_MAX (3.465V, with all outputs switching) = 207.9mW + 132.8mW = 340.7mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 115°C/W per Table 5A below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.341\text{W} * 115^{\circ}\text{C/W} = 124.2^{\circ}\text{C}$. This is within the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 5A. Thermal Resistance θ_{JA} for 20-Lead TSSOP, Forced Convection

θ_{JA} by Velocity												
Meters per Second	0	1	2									
Multi-Layer PCB, JEDEC Standard Test Boards	115.0°C/W	109.1°C/W	103.9°C/W									

Table 5B. Thermal Resistance θ_{JA} for 20-Lead SSOP, Forced Convection

θ_{JA} by Velocity											
Meters per Second	0	1	2								
Multi-Layer PCB, JEDEC Standard Test Boards	100.4°C/W	92.7°C/W	87.3°C/W								

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

LVPECL output driver circuit and termination are shown in Figure 6.




Figure 6. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of $V_{CC} - 2V$.

- For logic high, V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.7V
 (V_{CC_MAX} V_{OH_MAX}) = 0.7V
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.5V$ $(V_{CC_MAX} V_{OL_MAX}) = 1.5V$

Pd_H is power dissipation when the output drives high.

Pd L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.7V)/50\Omega] * 0.7V = 18.2mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.5V)/50\Omega] * 1.5V = \textbf{15mW}$$

Total Power Dissipation per output pair = Pd_H + Pd_L = **33.2mW**

Reliability Information

Table 6A. $\,\theta_{JA}$ vs. Air Flow Table for a 20-Lead TSSOP

θ_{JA} by Velocity											
Meters per Second	0	1	2								
Multi-Layer PCB, JEDEC Standard Test Boards	115.0°C/W	109.1°C/W	103.9°C/W								


Table 6B. $\,\theta_{\text{JA}}$ vs. Air Flow Table for a 20-Lead SSOP

θ_{JA} by Velocity												
Meters per Second	0	1	2									
Multi-Layer PCB, JEDEC Standard Test Boards	100.4°C/W	92.7°C/W	87.3°C/W									

Transistor Count

The transistor count for IDT8T33FS314I is: 882


20-Lead SSOP Package Outline and Package Dimensions




20-Lead SSOP Package Outline and Package Dimensions, continued

	=	10		≫	\triangleright	⊗	A	A	△		_															
												-	z	드	m c	2	2	⊳		33~0						
	THIS OL VARIATIO	ALL DIM	THESE (LEAD WI DAMBAR AT MAXI RADIUS	DETAIL (-LASH (NOLD F	OIMENSI	DIMENSI	DATUMS	YLL DIW	NOTES:		5.20	7.65	1.68	.5	1.73	<u>≤</u>	JEDE						
	N AB,	ENSIONS	DIMENSIO .25 m	DTH DIN PROTR MUM M OR THE	OF PIN	ON E1 OR PRO	ON D D	ONS D	0N E T	-A-	ENSION	S.	14	5.30	7.80	1./3	.13	1.86	NON 8	JEDEC VARIATION	PY/PYG14					
	ONFORI	ALL DIMENSIONS ARE IN MILLIMETERS	ONS API	MENSION USION I ATERIAL FOOT	1 IDEN	DOES N	OES NO	AND E1	0 BE 0	DATUMS AND BE	NG AND			5.38	7.90	1./8	.21	1.99	MAX	NOI	14					
	AG &	N MLL	M THE OL YIA	DOES S .13 I CONDIT	IFIER I	IOT INC	OT INCLI	ARE T	ETERMIN		TOLER			4,6	3 +,5	1			m⊣	oz						
	JEDEC F	METERS	THE FL	NOT IN ION. DA	S OPTIO	L NOT	JDE MO R GATE	0 BE D	ED AT	70 BE	ANCING			5.20	7.65	1.68	.6	1.73	<u>≤</u>	Æ						
	OBLICA:		AT SEC	CLUDE EXCESS MBAR C	NAL BU	TERLEA	LD FLAS	ETERMIN	SEATING	DETERM	CONFO		16		7.80		+	 	NON	JEDEC VARIATION	PY,					
	TION 95		TION OF	DAMBAR OF TH ANNOT	T MUST) FLASH .20 m	SH, PRC	IED AT	PLANE	INED AT	N 10			\vdash	0 7.90	+	+	L	M MAX	RIATION	PY/PYG16					
	THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-150, VARIATION AB, AC, AE, AG & AH		THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 \ensuremath{mm} FROM THE LEAD TIP	LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .13 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT	DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED	DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .20 mm PER SIDE	DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .20 mm PER SIDE	DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE	DIMENSION E TO BE DETERMINED AT SEATING PLANE (-C-	TO BE DETERMINED AT DATUM PLANEH_	ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994			38 4,6	3,7		.21	99		oz						
	RATION		EAD BET	USION. WIDTH ATED OI	CATED V	ROTRUSI	S OR O			PLANE	14.5M-			H	7.65	+	.05	1.73	MZ N							
	M0-15		WEEN	ALLOWAE DIMENSI	NIHTIN	ONS. IN:	SATE BU	<u>+</u>		+	1994			\vdash	_	+	+			JEDEC VARIATION	 					
	0,			ON OWER		TERLEAD	JRRS. PER SI						20	\vdash	7.80		+			/ARIATION	PY/PYG20					
							ΡĒ							Ш	7.90		21	1.99	MAX		0					
														4,6	υ, 4	+	<u></u>	<u></u>		oz						
															7.65		3	1.73	ME N	JEDEC						
													24	5.30	7.80	1./3	13	1.86	MON	JEDEC VARIATION	PY/PYG24					
														5.38	7.90	1./8	.21	1.99	MAX	8	324					
														4,6	J.,	1			m⊣	oz						
														5.20	7.65	1.68	.5	1.73	₹	JEDE						
													28	5.30	7.80	1./3	.13	1.86	NON 2	JEDEC VARIATION	PY/PYG28					
	و او ا	21 <u>2</u> 1×	XXD C:	al .										5.38	7.90	_	.21	1.99	MAX	NOIT	/G28	Г				I_I
	CHECKED	APPROVALS	UNLESS SPECIFIED DECIMAL ANGUI	N FR ANCE										4,6	3,5	_			m⊣	oz		8		04	2 2	REV
		DATE	ECIFIED ANGULAR ±	<i>n</i>												•			•			Š	ADD "GREEN" PYG NOMENCLATURE	ADDEC	REDRA	
DO NO	SIZE	∄:																				1	N" PYG	TOPMA	AW TO JEDEC FO	REVISIOI DESCRIPTION
DO NOT SCALE DRAWING	5.3 mm BOI DRAWING No.	PY/PYG	www.IDT.com	"																		ADDED FACNAGE CODE	NOMENC	ADDED TOPMARK TO TITLE	REDRAW TO JEDEC FORMAT	REVISIONS CRIPTION
DRAWING	BODY W	PACKAGE																				ľ	LATURE	J.F.	MAT	
-4032	5.3 mm BODY WIDTH SSOP .65	OUTLIN	TM SAN PHO FAX:																			1/2	10/12/04	5/23/01	03/15/95	DATE
SHEET 2	OP .65 r	<u> </u>	SILVERCREEK VALLE SAN JOSE CA 95138 PHONE: (408) 284-82 FAX: (408) 284-8591																			/12/12		П		Н
	mm PITCH		6024 SILVERCREEK VALLET RU SAN JOSE CA 95138 PHONE: (408) 284-8200 FAX: (408) 284-8591																			2	2 2	.⊤ :	⊣ .⊣ ≦ ≥	APPROVED

20-Lead SSOP Package Outline and Package Dimensions, continued




20-Lead TSSOP Package Outline and Package Dimensions



20-Lead TSSOP Package Outline and Package Dimensions, continued

=	10	>	≫	\triangleright	⋑	∑	₽	\triangleright	\triangleright	_		z	8	00 P	6	n l	<u> </u>		A2	<u>A</u> 2		wz.	≺ 0				
THIS (VARIAT	ALL D	THESE	LEAD DAMBA AT MA RADIU	DETAIL THE Z	DIMEN	DIMEN	DIMEN	DIMEN	DATUM	ALL D	NOTES:		T	- 19	+		4.30	2.90	7	.05	× Z		Ē				
THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION AA, AB-1, AB, AC, AD & AE	ALL DIMENSIONS ARE IN MILLIMETERS	THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP	LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT	detail of Pin 1 identifier is optional but must be located within the zone indicated	DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE	DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE	DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE	DIMENSION E TO BE DETERMINED AT SEATING PLANE	DATUMS —A— AND	ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994	ES:	8	,	- 22		اجا	6.40 BSC	1 1	1.00	1 1	MON	≵	JEDEC VARIATION				
CONFORMAB-1, A	IS ARE I	IONS API	MENSION RUSION I IATERIAL E FOOT	1 IDEN: ICATED	DOES N)TRUSION	DOES NO PROTRUS	AND E1	10 BE D	AND	IING AND			. <u>.</u>	.10	.30	1 h	4.50	3.10	-	.15	+		ATION				
B, AC,	N MILLIN	M 1HE 1	S .08 m CONDITION	TIFIER IS	OT INCL	I INCLU	ARE TO	ETERMIN	串	TOLERA							4,6	4,5			m	 ⊣oz	z				
EDEC PU	ETERS	THE FLA	NOT INC 1m IN E ON. DAM	OPTION	DE INT	DE MOLI	30 38 (ED AT S	10 BE 0	NCING (-	- 19	.19		4.30	4.90	.86	.05	X N		Ę.				
JBLICATIO		T SECTION	LUDE DA XCESS (BAR CAN	AL BUT	erlead Xceed .	D FLASH BURRS S	TERMINE	EATING I	_B_ TO BE DETERMINED AT DATUM PLANE	CONFORM		14	,	- 22		.65 BSC	6.40 BSC	5.00	1.00	1	NON	АВ-1	JEDEC VARIATION				
)N 95 R		N OF T	MBAR P OF THE I NOT BE	MUST B	FLASH C 25 mm	, PROTR	AT DA	JANE [ED AT D	10 AS			<u>:</u>	.10	.30	1 h	4.50		1.05	.15	+		NOI				
EGISTRA		HE LEAD	Rotrusi Ead Wii Locate	E LOCAT	r Prot Per sic	USIONS)T EXCE	TUM PL/	-C-	ATUM P	Æ Y14.							4,6	4,5			m		2				
TION MO		BETWEE	ON. ALLO	ED WITH	RUSIONS)E	OR GATE ED .15	H-		E S	5M-1994			1	- 19	.19		4.30	4.90	.80	.05	MN		<u> </u>				
-153,		Z	WABLE ENSION ENSION	Z	. INTERL	BURRS	Ⅱ		井	-		16		- 22		.65 BSC	6.40 BSC	5.00	1.00	1	MON	æ	JEDEC VARIATION				
			ਕ ਹ		EAD	SIDE							. <u>.</u>	.10	.30	1 h	4.50		1.05	.15	MAX		<u> </u>				
																	4,6	4,5			m	 ⊣ o z	z				
														ı	.19		4.30	6.40	.8	.05	<u>S</u>		ر ا				
												20	1	- 22	1	.65 BSC	6.40 BSC	6.50	1.00	1	MON	A	JEDEC VARIATION				
													. <u>.</u>	.10	.30	1 t	4.50		1.05	.15	MAX		<u></u>				
																	4,6	4,5			m		2				
													'	ı . ı	.19	J. L	4.30	7.70	88	.05	N N		JEDE(
												24		- 22		.65 BSC	6.40 BSC	7.80	1.00		MON	ð	JEDEC VARIATION	П	62250	61414	DCN
	H R	XXX± XXX± DECIM	UNL										 6	.10	.30		4.50		1.05	.15	MAX		፼	05	04	+	_
	DRAWN TO	<u> </u>	ĭM €														4,6	4,5			m	o z	z	H	- 0		<
	01/15/96		FIED										'	ı . 19	19	J. L	4.30	9.60	8	.05	MN.		JEDEC	ADD "GREEN" PGG NOMENCLATURE	ADDED T	ADD	٥
SIZE DR.	4 4 2 (7) 2	www										28	'	- 22	1	.65 BSC	6.40 BSC	9.70	1.00	1	MOM	ሕ	JEDEC VARIATION	PGG NC	ADDED TOPMARK TO TITLE	ADD 14 & 16 LD	REVISIONS DESCRIPTION
C DRAWING No. PS(www.IDT.com	5										.10	.10	.30		4.50		1.05	.15	MAX		2	MENCLAT	10 111.F	5	SNO
PSC-4056	NIDTH T	m	1														4,6	4,5			m		z	\vdash		2	$ \cdot $
9501	(PG OR PACKAGE OUTLINE (PG OR PA TOPMARK CODE)	PHONE: (408) 727-6116 FAX: (408) 492-8674	2975 Stender Way																					10/14/04	5/23/01	08/25/98	DATE
EET 2	mm PITCH	0, CA 950 08) 727-6 492-8674	der Way																					Ţ Y	 S		
OF 3	국	1 6 5	2																								8

20-Lead TSSOP Package Outline and Package Dimensions, continued



Ordering Information

Table 7. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8T33FS314PGGI	IDT8T33FS314PGGI	"Lead-Free" 20-Lead TSSOP	Tube	-40°C to 85°C
8T33FS314PGGI8	IDT8T33FS314PGGI	"Lead-Free" 20-Lead TSSOP	Tape & Reel	-40°C to 85°C
8T33FS314PYGI	IDT8T33FS314PYGI	"Lead-Free" 20-Lead SSOP	Tube	-40°C to 85°C
8T33FS314PYGI8	IDT8T33FS314PYGI	"Lead-Free" 20-Lead SSOP	Tape & Reel	-40°C to 85°C

We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contact IDT

cantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Technical Support Sales

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT's products for any particular purpose.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to signifi-

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third protected names.

Copyright 2014. All rights reserved.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

8T33FS314PYGI 8T33FS314PGGI 8T33FS314PYGI8 8T33FS314PGGI8