

# 1-to-8 Differential to Universal Output Clock Divider/Fanout Buffer

**DATASHEET** 


# **General Description**

The IDT8T79S828-08I is a high performance, 1-to-8, differential input to universal output clock divider and fanout buffer. The device is designed for frequency-division and signal fanout of high-frequency clock signals in applications requiring four different output frequencies generated simultaneously. Each bank of two outputs has a selectable divider value of ÷1 through ÷6 and ÷8. The IDT8T79S828-08I is optimized for 3.3V and 2.5V supply voltages and a temperature range of -40°C to 85°C. The device is packaged in a space-saving 32 lead VFQFN package.


#### **Features**

- Four banks of two low skew outputs
- Selectable bank output divider values: ÷1 through ÷6 and ÷8
- One differential PCLK, nPCLK input
- PCLK, nPCLK input pair can accept the following differential input levels: LVPECL, LVDS levels
- Maximum input frequency: 1.5GHz
- LVCMOS control inputs
- QXx ÷1 edge aligned to QXx ÷n edge
- Individual output divider control via serial interface
- Individual output enable/disable control via serial interface
- Individual output type control, LVDS or LVPECL, via serial interface
- 2.375V to 3.465V supply voltage operation
- -40°C to 85°C ambient operating temperature
- · Lead-free (RoHS 6) packaging

## **Block Diagram**



# **Pin Assignment**



# **Pin Description and Characteristic Tables**

**Table 1. Pin Descriptions** 

Number	Name	Ту	<b>/pe</b>	Description
1	SCLK	Input	Pulldown	Serial Control Port Mode Data Input. LVCMOS/LVTTL interface levels.
2	MISO	Output		Serial Control Port Mode Data Output. LVCMOS/LVTTL interface levels.
3	nRST	Input	Pullup	Frequency Divider Reset. When the nRST is released (rising edge), the divided clock outputs are activated and will transition to a high state simultaneously. See also Timing Diagram. LVCMOS/LVTTL interface levels ("Figure 1. Timing Diagram").
4	PCLK	Input	Pulldown	Non-inverting differential clock input.
5	nPCLK	Input	Pullup / Pulldown	Inverting differential clock input. $V_{CC}$ / 2 by default when left floating.
6	OE	Input	Pulldown	Default output disable. LVCMOS/LVTTL interface levels. See "Table 3B. OE Truth Table".
7, 10, 16, 25, 31	V <sub>CC</sub>	Power		Power supply voltage pin.
8	LE	Input	Pulldown	Serial Control Port Mode Load Enable. Latches data when the pin gets a high level. LVCMOS/LVTTL interface levels.
9	PWR_SEL		Pulldown	Power supply selection. See "Table 3A. PWR_SEL Truth Table".
11, 12	nQD1, QD1	Output		Differential output pair Bank D, output 1. LVPECL or LVDS interface levels.
13, 14	nQD0, QD0	Output		Differential output pair Bank D, output 0. LVPECL or LVDS interface levels.
15, 26	V <sub>EE</sub>	Power		Negative power supply pins.
17, 18	nQC1, QC1	Output		Differential output pair Bank C, output 1. LVPECL or LVDS interface levels.
19, 20	nQC0, QC0	Output		Differential output pair Bank C, output 0. LVPECL or LVDS interface levels.
21, 22	nQB1, QB1	Output		Differential output pair Bank B, output 1. LVPECL or LVDS interface levels.
23, 24	nQB0, QB0	Output		Differential output pair Bank B, output 0. LVPECL or LVDS interface levels.
27, 28	nQA1, QA1	Output		Differential output pair Bank A, output 1. LVPECL or LVDS interface levels.
29, 30	nQA0, QA0	Output		Differential output pair Bank A, output 0. LVPECL or LVDS interface levels.
32	SDATA	Input	Pulldown	Serial Control Port Mode Data Input. LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See "Table 2. Pin Characteristics" for typical values.

**Table 2. Pin Characteristics** 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance				2		pF
R <sub>PULLUP</sub>	Input Pullup Resisto	r			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resis	stor			51		kΩ
В	Output Impedance	MISO	V <sub>CC</sub> = 3.3V		125		Ω
R <sub>OUT</sub>	Output Impedance	MISO	V <sub>CC</sub> = 2.5V		145		Ω

# **Function Tables**

# Table 3A. PWR\_SEL Truth Table

PWR_SEL	Function
L (Connect to V <sub>EE</sub> )	2.5V power supply
H (Connect to V <sub>CC</sub> )	3.3V power supply

#### Table 3B. OE Truth Table

OE	Function
L (default)	All outputs disabled (Low/High static mode), regardless of individual OE registers set by Serial Interface.
Н	Outputs enabled according to individual OE registers set by Serial Interface (see "Table 3E. Configuration Table").

## **Output Type Control and Start-up Status**

Two output types are available: LVDS and LVPECL. The part features four modes of output type controls, see Table 3C.

Disabled outputs are in static Low/High LVDS mode. At start-up, all outputs are disabled (i.e. in static Low/High LVDS mode) until the part has been configured. A global hardware Output Enable (OE pin #6) enables or disables all outputs at once. The global hardware OE has priority over serial interface configuration.

**Table 3C. Output Type Control** 

Control Bits		
D2 D1		Output Configuration
LOW	LOW	8 LVDS outputs
HIGH	HIGH	8 LVPECL outputs
HIGH	LOW	2 LVDS (QAx) + 6 LVPECL (QBx, QCx, QDx) outputs
LOW	HIGH	2 LVPECL (QAx) + 6 LVDS (QBx, QCx, QDx) outputs

## **Frequency Divider**

Each output bank can be individually set to output an integer division of the input frequency. Factors of 1, 2, 3, 4, 5, 6 and 8 are available and are programmed by a serial interface.

The nRST pin resets the dividers. When the nRST pin is released, all output dividers are activated and will transition to a high state simultaneously.




Figure 1. Timing Diagram

#### **Serial Interface**

Configuration of the IDT8T79S828-08I is achieved by writing 22 configuration bits over serial interface. All 22 bits have to be written in sequence.




Figure 2. Serial Interface Timing Diagram for Write and Read Access

**Table 3D. Timing AC Characteristics** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
t <sub>S</sub>	Data to Clock Setup Time		10			ns
t <sub>H</sub>	Data to Clock Hold Time		10			ns
t <sub>HE</sub>	Clock to LE Hold Time		10			ns
t <sub>HI</sub>	Clock High Duration		25			ns
t <sub>LO</sub>	Clock Low Duration		25			ns
t <sub>SL</sub>	LE to Clock Setup Time		10			ns
t <sub>SH</sub>	LE to SCLK Setup Time		10			ns
t <sub>DELAY</sub>	Clock to MISO Delay Time				10	ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

**Table 3E. Configuration Table** 

Bit	Name	Function	Truth Table
D22	sd0	Output Bank D, Divider Factor Setting bit 0	
D21	sd1	Output Bank D, Divider Factor Setting bit 1	
D20	sd2	Output Bank D, Divider Factor Setting bit 2	
D19	sc0	Output Bank C, Divider Factor Setting bit 0	
D18	sc1	Output Bank C, Divider Factor Setting bit 1	
D17	sc2	Output Bank C, Divider Factor Setting bit 2	See "Table 3F. Divider Setting
D16	sb0	Output Bank B, Divider Factor Setting bit 0	Truth Table"
D15	sb1	Output Bank B, Divider Factor Setting bit 1	
D14	sb2	Output Bank B, Divider Factor Setting bit 2	
D13	sa0	Output Bank A, Divider Factor Setting bit 0	
D12	sa1	Output Bank A, Divider Factor Setting bit 1	
D11	sa2	Output Bank A, Divider Factor Setting bit 2	
D10	oed1	Output Enable QD1	
D9	oed0	Output Enable QD0	
D8	oec1	Output Enable QC1	
D7	oec0	Output Enable QC0	Low: Disabled
D6	oeb1	Output Enable QB1	High: Enabled
D5	oeb0	Output Enable QB0	
D4	oea1	Output Enable QA1	
D3	oea0	Output Enable QA0	
D2	ot1	Banks QB, QC, QD Output Type	Low: LVDS
D1	ot0	Bank QA Output Type	High: LVPECL

**Table 3F. Divider Setting Truth Table** 

sd2 sc2 sb2 sa2	sd1 sc1 sb1 sa1	sd0 sc0 sb0 sa0	Divide Ratio
L	L	L	1
L	L	Н	2
L	Н	L	3
L	Н	Н	4
Н	L	L	5
Н	L	Н	6
Н	Н	L	Reserved
Н	Н	Н	8

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, V <sub>O</sub> (LVCMOS)	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> (LVPECL) Continuous Current Surge Current	50mA 100mA
Outputs, I <sub>O</sub> (LVDS) Continuous Current Surge Current	10mA 15mA
Package Thermal Impedance, $\theta_{JA}$	48.9°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$  with airflow

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current	[D2, D1] = [High, High] = LVPECL		147	175	mA
I <sub>CC</sub>	Power Supply Current	[D2, D1] = [Low, Low] = LVDS		237	284	mA

Table 4B. Power Supply DC Characteristics,  $V_{CC} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current	[D2, D1] = [High, High] = LVPECL		130	165	mA
I <sub>CC</sub>	Power Supply Current	[D2, D1] = [Low, Low] = LVDS		230	272	mA

Table 4C. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$  with airflow  $T_A = -40^{\circ}C$  to  $T_A = -40^{\circ}C$  to T

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	In most High Walterna		V <sub>CC</sub> = 3.3V	2.2		V <sub>CC</sub> + 0.3	V
$V_{IH}$	Input High Voltage		V <sub>CC</sub> = 2.5V	1.7		V <sub>CC</sub> + 0.3	V
V	Input Low Voltage		V <sub>CC</sub> = 3.3V	-0.3		0.8	V
$V_{IL}$	input Low voitage		V <sub>CC</sub> = 2.5V	-0.3		0.7	V
		nRST	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V			10	μΑ
I <sub>IH</sub>	Input High Current	OE, LE, PWR_SEL, SCLK, SDATA	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μΑ
		nRST	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μΑ
I <sub>IL</sub>	Input Low Current	OE, LE, PWR_SEL, SCLK, SDATA	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μA
V	Output High	MISO	V <sub>CC</sub> = 3.465V I <sub>OH</sub> = -1mA	2.6			V
V <sub>OH</sub>	Voltage	IVIIOO	$V_{CC} = 2.625V$ $I_{OH} = -1mA$	1.8			V
V <sub>OL</sub>	Output Low Voltage	MISO	$V_{CC} = 3.465V \text{ or } 2.625V$ $I_{OL} = 1 \text{mA}$			0.5	V

Table 4D. Differential Input DC Characteristics,  $V_{CC}$  = 3.3V  $\pm$  5% or 2.5V  $\pm$  5%,  $V_{EE}$  = 0V,  $T_A$  = -40°C to 85°C with airflow

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	PCLK, nPCLK	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μΑ
	Input Low Current	PCLK	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μΑ
ΙL	input Low Current	nPCLK	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μA
$V_{PP}$	Peak-to-Peak Voltage	; NOTE 1		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input NOTE 1, 2	Voltage;		V <sub>EE</sub> + 1		V <sub>CC</sub> - 0.5	V

NOTE 1:  $V_{\rm IL}$  should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as crosspoint.

Table 4E. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$  with airflow

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.3		V <sub>CC</sub> – 0.75	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> - 2.0		V <sub>CC</sub> – 1.6	٧
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	٧

NOTE 1: Outputs terminated with 50  $\!\Omega$  to V  $_{CC}$  – 2V.

Table 4F. LVPECL DC Characteristics,  $V_{CC}$  = 2.5V  $\pm$  5%,  $V_{EE}$  = 0V,  $T_A$  = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.3		V <sub>CC</sub> – 0.75	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> - 2.0		V <sub>CC</sub> – 1.6	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $\mbox{V}_{\mbox{CC}}$  –  $2\mbox{V}$ 

# Table 4G. LVDS DC Characteristics, $V_{CC}$ = 3.3V $\pm$ 5%, $V_{EE}$ = 0V, $T_A$ = -40°C to 85°Cwith airflow

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		247		454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>OS</sub>	Offset Voltage		1.125		1.45	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change				50	mV

# Table 4H. LVDS DC Characteristics, $V_{CC}$ = 2.5V $\pm$ 5%, $V_{EE}$ = 0V, $T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		247		454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>OS</sub>	Offset Voltage		1.125		1.45	V
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change				50	mV

## **AC Electrical Characteristics**


Table 5. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40$ °C to 85°C with airflow

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>IN</sub>	Input Frequency	PCLK, nPCLK				1.5	GHz
		+	f <sub>IN</sub> = 1500MHz, Qx = ÷1		1500		MHz
			f <sub>IN</sub> = 1500MHz, Qx = ÷2		750		MHz
			$f_{IN} = 1500MHz, Qx = \div 3$		500		MHz
f <sub>OUT</sub>	Output Frequency		f <sub>IN</sub> = 1500MHz, Qx = ÷4		375		MHz
			f <sub>IN</sub> = 1500MHz, Qx = ÷5		300		MHz
			f <sub>IN</sub> = 1500MHz, Qx = ÷6		250		MHz
			f <sub>IN</sub> = 1500MHz, Qx = ÷8		187.5		MHz
t <sub>PD</sub>	Propagation Delay; NOTE 5		All outputs operating at the same frequency	0.57	0.8	1	ns
tsk(o)	Output Skew; NOTE 1, 2		All outputs operating at the same frequency			80	ps
tsk(b)	Bank Skew; NOTE 1, 3		Outputs within each bank operating at the same frequency			55	ps
tsk(pp)	Part-to-Part Skew; NOTE 1, 4					450	ps
. /.	Output Rise/Fall Time LVPEC	LVPECL	20% to 80%	50		300	ps
t <sub>R</sub> / t <sub>F</sub>		LVDS	20% to 80%	50		300	ps
odc	Output Duty Cycle; NOTE	6		40		60	%


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.
- NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.
- NOTE 3: Defined as skew within a bank of outputs at the same voltage and with equal load conditions.
- NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
- NOTE 5: Measured from the differential input crossing point to the differential output crossing point.
- NOTE 6: Input duty cycle must be 50%.


# **Parameter Measurement Information**




3.3V LVPECL Output Load Test Circuit




2.5V LVPECL Output Load Test Circuit




3.3V LVDS Output Load Test Circuit



2.5V LVDS Output Load Test Circuit





**Differential Input Levels** 




**Propagation Delay** 

# **Parameter Measurement Information, continued**







#### **Output Skew**




**Bank Skew** 



#### Part-to-Part Skew




LVDS Output Rise/Fall Time




LVPECL Output Rise/Fall Time

**Output Duty Cycle/Pulse Width/Period** 

# **Parameter Measurement Information, continued**







**Differential Output Voltage Setup** 

# **Applications Information**

## **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pullup or pulldown resistors; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

## **Outputs:**

#### **LVPECL Outputs**

All unused LVPECL output pairs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **LVDS Outputs**

All unused LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, there should be no trace attached.

#### **LVCMOS Outputs**

The unused LVCMOS output can be left floating. There should be no trace attached.

## Wiring the Differential Input to Accept Single-Ended Levels

Figure 3 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$ in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line

impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than -0.3V and  $V_{IH}$  cannot be more than  $V_{CC}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 3. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

## 3.3V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 4A to 4C show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 4A. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 4B. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 4C. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver

## 2.5V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 5A to 5C show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 5A. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver




Figure 5C. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver





Figure 5B. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver with AC Couple

#### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the termination impedance  $(Z_T)$  is between  $90\Omega$  and  $132\Omega$ . The actual value should be selected to match the differential impedance  $(Z_0)$  of your transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 6A* can be used with either type of output structure. *Figure 6B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



**LVDS Termination** 

## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 7A and 7B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 7A. 3.3V LVPECL Output Termination




Figure 7B. 3.3V LVPECL Output Termination

# **Termination for 2.5V LVPECL Outputs**

Figure 8A and Figure 8B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC}$  – 2V. For  $V_{CC}$  = 2.5V, the  $V_{CC}$  – 2V is very close to ground

level. The R3 in Figure 8B can be eliminated and the termination is shown in *Figure 8C*.




Figure 8A. 2.5V LVPECL Driver Termination Example




Figure 8B. 2.5V LVPECL Driver Termination Example




Figure 8C. 2.5V LVPECL Driver Termination Example

#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 9*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 9. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

#### **Power Considerations**

A forced airflow has to be guaranteed in order to meet the thermal requirements of the part at 3.3V  $\pm$ 5%. No flow is required at 2.5V  $\pm$ 5%.

Table 6. Minimum recommended air flow conditions

	Minimum Airflow		
Minimum	Typical	Maximum	Meters per Second
2.375	2.5	2.625	0
3.135	3.3	3.465	1

#### LVDS Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8T79S828-08I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the IDT8T79S828-08l is the sum of the core power plus the power dissipated into the load. The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: The maximum I<sub>CC</sub> current at 85°C is 269mA.

Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>CC\_MAX</sub> = 3.465V \* 269mA = 932.1mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming 1m/s air flow and a multi-layer board, the appropriate value is 42°C/W per Table 7A below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.9321\text{W} * 42^{\circ}\text{C/W} = 124.2^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7A. Thermal Resistance  $\theta_{JA}$  for 32-lead VFQFN Package

$\theta_{JA}$ by Velocity					
Meters per Second	0	1	2		
Multi-Layer PCB, JEDEC Standard Test Boards	48.9°C/W	42°C/W	39.4°C/W		

#### **LVPECL Power Considerations**

This section provides information on power dissipation and junction temperature for the IDT8T79S828-08I, for all outputs that are configured to LVPECL. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the IDT8T79S828-08l is the sum of the core power plus the power dissipated due to the load.

The following is the power dissipation for  $V_{CC}$  = 3.3V + 5% = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated due to the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 175mA = 606.4mW
- Power (outputs)<sub>MAX</sub> = 31.6mW/Loaded Output pair
   If all outputs are loaded, the total power is 8 \* 31.6mW = 253mW

Total Power\_MAX (3.465V, with all outputs switching) = 606.4mW + 253mW = 860mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming one meter per second and a multi-layer board, the appropriate value is 42°C/W per Table 7B below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

$$85^{\circ}\text{C} + 0.860\text{W} * 42^{\circ}\text{C/W} = 121.2^{\circ}\text{C}$$
. This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7B. Thermal Resistance  $\theta_{JA}$  for 32-lead VFQFN Package

θ <sub>JA</sub> by Velocity					
Meters per Second	0	1	2		
Multi-Layer PCB, JEDEC Standard Test Boards	48.9°C/W	42°C/W	39.4°C/W		

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

LVPECL output driver circuit and termination are shown in Figure 11.




Figure 11. LVPECL Driver Circuit and Termination

To calculate power dissipation per output pair due to the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  – 2V.

- For logic high, V<sub>OUT</sub> = V<sub>OH\_MAX</sub> = V<sub>CC\_MAX</sub> 0.75V
   (V<sub>CC\_MAX</sub> V<sub>OH\_MAX</sub>) = 0.75V
- For logic low, V<sub>OUT</sub> = V<sub>OL\_MAX</sub> = V<sub>CC\_MAX</sub> 1.6V
   (V<sub>CC\_MAX</sub> V<sub>OL\_MAX</sub>) = 1.6V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.75V)/50\Omega] * 0.75V = 18.8mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.6V)/50\Omega] * 1.6V = 12.8mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 31.6mW

# **Reliability Information**


# Table 8. $\theta_{\text{JA}}$ vs. Air Flow Table for a 32-lead VFQFN Package

$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2		
Multi-Layer PCB, JEDEC Standard Test Boards	48.9°C/W	42.0°C/W	39.4°C/W		

## **Transistor Count**

The transistor count for IDT8T79S828-08I is: 2618

# 32 Lead VFQFN Package Outline and Package Dimensions



# **Ordering Information**

# **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8T79S828-08NLGI	IDT8T79S828-08NLGI	"Lead-Free" 32 Lead VFQFN	Tray	-40°C to 85°C
8T79S828-08NLGI8	IDT8T79S828-08NLGI	"Lead-Free" 32 Lead VFQFN	Tape & Reel	-40°C to 85°C

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contact IDT Technical Support

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT's products for any particular purpose.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third protected names.

Copyright 2013. All rights reserved.