

### EIGHT OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN1, GEN2 AND QPI

#### ICS9DB823B

### **General Description**

The ICS9DB823B is compatible with the Intel DB800Q Differential Buffer Specification. This buffer provides 8 PCI-Express SRC or 8 QPI clocks. The ICS9DB823B is driven by a differential output pair from a CK410B+ or CK509B main clock generator.

## **Recommended Application**

DB800Q compatible part with PCIe Gen1, Gen 2 and QPI support

### **Output Features**

- 8 0.7V current-mode differential output pairs
- Supports zero delay buffer mode and fanout mode
- Bandwidth programming available
- 50-133 MHz operation in PLL mode
- 33-400 MHz operation in Bypass mode


#### Features/Benefits

- Spread spectrum modulation tolerant, 0 to -0.5% down spread and +/- 0.25% center spread
- Supports undriven differential outputs in Power Down and DIF\_STOP# modes for power management.

## **Key Specifications**

- Outputs cycle-cycle jitter < 50ps</li>
- Output to Output skew <50ps</li>
- Phase jitter: PCIe Gen1 < 86ps peak to peak
- Phase jitter: PCle Gen2 < 3.0/3.1ps rms
- Phase jitter: QPI < 0.5ps rms

# **Functional Block Diagram**



Note: Polarities shown are for OE\_INV=0.

# **Pin Configuration**

SRC_DIV# 1 VDDR 2 GND 3 SRC_IN 4 SRC_IN 5 OE_0 6 OE_3 7 DIF_0 8 DIF_0# 9 GND 10 VDD 11 DIF_1 12 DIF_1# 13 OE_1 14 OE_2 15 DIF_2# 17 GND 18 VDD 19 DIF_3# 21 BYPASS#_133_100 22 SCLK 23 SDATA 24	9DB823 (Same as 9DB108)	48 VDDA 47 GNDA 46 IREF 45 LOCK 44 OE_7 43 OE_4 42 DIF_7 41 DIF_7# 40 <b>OE_INV</b> 39 VDD 38 DIF_6 37 DIF_6# 36 OE_6 35 OE_5 34 DIF_5 33 DIF_5# 32 GND 31 VDD 30 DIF_4 29 DIF_4# 28 HIGH_BW# 27 DIF_STOP# 26 PD# 25 GND
	OE INV = 0	

OE3# 7 DIF_0 8 DIF_0# 9 GND 10 VDD 11 DIF_1 12 DIF_1# 13 OE1# 14 OE2# 15 DIF_2 16 DIF_2 16 DIF_2 16 DIF_2 16 DIF_2 17 GND 18 VDD 19 DIF_3 20 DIF_3 21 DIF_3# 21 BYPASS#_133_100 22  OE5# DIF_5 TOP  QRD 18 QRD 19 QRD 18 QR

Note: Pin 26 is always active low. This is different than 9DB803.

### 48-pin SSOP and TSSOP

### **Power Groups**

Pin N	umber	Description	
VDD	GND	Description	
2	3	SRC_IN/SRC_IN#	
11,19,31,39	10,18, 25,32	DIF(7:0)	
N/A	47	IREF	
48	47	Analog VDD & GND for PLL core	

### **Bypass Readback Table**

BYPASS#_133_100	Byte0, bit 3	Byte 0 bit 1
Low	0	0
Mid	1	0
High	0	1

### **Frequency Selection**

BYPASS#_133_100	Voltage	MODE
Low	<0.8V	Bypass
Mid	1.2 <vin<1.8v< td=""><td>QPI 133MHz</td></vin<1.8v<>	QPI 133MHz
High	Vin > 2.0V	PCIe 100MHz

# Pin Descriptions for OE\_INV=0

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	SRC_DIV#	IN	Active low Input for determining SRC output frequency SRC or SRC/2. 0 = SRC/2, 1= SRC
2	VDDR	PWR	3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and filtered appropriately.
3	GND	PWR	Ground pin.
4	SRC_IN	IN	0.7 V Differential SRC TRUE input
5	SRC_IN#	IN	0.7 V Differential SRC COMPLEMENTARY input
6	OE_0	IN	Active high input for enabling output 0. 0 =disable outputs, 1= enable outputs
7	OE_3	IN	Active high input for enabling output 3. 0 =disable outputs, 1= enable outputs
8	DIF_0	OUT	0.7V differential true clock output
9	DIF_0#	OUT	0.7V differential Complementary clock output
10	GND	PWR	Ground pin.
11	VDD	PWR	Power supply, nominal 3.3V
12	DIF_1	OUT	0.7V differential true clock output
13	DIF_1#	OUT	0.7V differential Complementary clock output
14	OE_1	IN	Active high input for enabling output 1. 0 =disable outputs, 1= enable outputs
15	OE_2	IN	Active high input for enabling output 2. 0 =disable outputs, 1= enable outputs
16	DIF_2	OUT	0.7V differential true clock output
17	DIF_2#	OUT	0.7V differential Complementary clock output
18	GND	PWR	Ground pin.
19	VDD	PWR	Power supply, nominal 3.3V
20	DIF_3	OUT	0.7V differential true clock output
21	DIF_3#	OUT	0.7V differential Complementary clock output
22	BYPASS#_133_100	IN	Input to select Bypass(fan-out), QPI PLL (133MHz) or PCIe PLL (100MHz) mode 0 = Bypass mode, M= QPI, 1= PCIe PLL mode
23	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
24	SDATA	I/O	Data pin for SMBus circuitry, 5V tolerant.

# Pin Descriptions for OE\_INV=0 (cont.)

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
25	GND	PWR	Ground pin.
26	PD#	IN	Asynchronous active low input pin used to power down the device. The internal clocks are disabled and the VCO and the crystal osc. (if any) are stopped.
27	DIF_STOP#	IN	Active low input to stop differential output clocks.
28	HIGH_BW#	PWR	3.3V input for selecting PLL Band Width 0 = High, 1= Low
29	DIF_4#	OUT	0.7V differential Complementary clock output
30	DIF_4	OUT	0.7V differential true clock output
31	VDD	PWR	Power supply, nominal 3.3V
32	GND	PWR	Ground pin.
33	DIF_5#	OUT	0.7V differential Complementary clock output
34	DIF_5	OUT	0.7V differential true clock output
35	OE_5	IN	Active high input for enabling output 5.
33	OE_5	IIN	0 =disable outputs, 1= enable outputs
36	OE_6	IN	Active high input for enabling output 6. 0 =disable outputs, 1= enable outputs
37	DIF_6#	OUT	0.7V differential Complementary clock output
	DIF_6	OUT	0.7V differential true clock output
	VDD	PWR	Power supply, nominal 3.3V
40	OE_INV	IN	This latched input selects the polarity of the OE pins.  0 = OE pins active high, 1 = OE pins active low (OE#)
41	DIF 7#	OUT	0.7V differential Complementary clock output
	 DIF_7	OUT	0.7V differential true clock output
	OE_4	IN	Active high input for enabling output 4.  0 = disable outputs, 1= enable outputs
44	OE_7	IN	Active high input for enabling output 7.  0 = disable outputs, 1= enable outputs
45	LOCK	OUT	3.3V output indicating PLL Lock Status. This pin goes high when lock is achieved.
46	IREF	IN	This pin establishes the reference for the differential current-mode output pairs. It requires a fixed precision resistor to ground. 4750hm is the standard value for 1000hm differential impedance. Other impedances require different values. See data sheet.
47	GNDA	PWR	Ground pin for the PLL core.
48	VDDA	PWR	3.3V power for the PLL core.

# Pin Descriptions for OE\_INV=1

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	SRC_DIV#	IN	Active low Input for determining SRC output frequency SRC or SRC/2.
'	3HC_DIV#	IIN	0 = SRC/2, 1= SRC
2	VDDR	PWR	3.3V power for differential input clock (receiver). This VDD should be treated as
	אטטא	FVVN	an analog power rail and filtered appropriately.
3	GND	PWR	Ground pin.
4	SRC_IN	IN	0.7 V Differential SRC TRUE input
5	SRC_IN#	IN	0.7 V Differential SRC COMPLEMENTARY input
6	OE0#	IN	Active low input for enabling DIF pair 0.
O	OLO#	IIN	1 =disable outputs, 0 = enable outputs
7	OE3#	IN	Active low input for enabling DIF pair 3.
_ ′	OL3#	IIN	1 =disable outputs, 0 = enable outputs
8	DIF_0	OUT	0.7V differential true clock output
9	DIF_0#	OUT	0.7V differential Complementary clock output
10	GND	PWR	Ground pin.
11	VDD	PWR	Power supply, nominal 3.3V
12	DIF_1	OUT	0.7V differential true clock output
13	DIF_1#	OUT	0.7V differential Complementary clock output
14	OE1#	IN	Active low input for enabling DIF pair 1.
14	OE 1#	IIN	1 =disable outputs, 0 = enable outputs
15	OE2#	IN	Active low input for enabling DIF pair 2.
15	OE2#	IIN	1 =disable outputs, 0 = enable outputs
16	DIF_2	OUT	0.7V differential true clock output
17	DIF_2#	OUT	0.7V differential Complementary clock output
18	GND	PWR	Ground pin.
19	VDD	PWR	Power supply, nominal 3.3V
20	DIF_3	OUT	0.7V differential true clock output
21	DIF_3#	OUT	0.7V differential Complementary clock output
			Input to select Bypass(fan-out), QPI PLL (133MHz) or PCIe PLL (100MHz) mode
22	BYPASS#_133_100	IN	0 = Bypass mode, M= QPI, 1= PCIe PLL mode
23	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
24	SDATA	I/O	Data pin for SMBus circuitry, 5V tolerant.

# Pin Descriptions for OE\_INV=1 (cont.)

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
25	GND	PWR	Ground pin.
26	PD#	IN	Asynchronous active low input pin used to power down the device. The internal clocks are disabled and the VCO and the crystal osc. (if any) are stopped.
27	DIF_STOP	IN	Active High input to stop differential output clocks.
28	HIGH_BW#	PWR	3.3V input for selecting PLL Band Width 0 = High, 1= Low
29	DIF_4#	OUT	0.7V differential Complementary clock output
30	DIF_4	OUT	0.7V differential true clock output
31	VDD	PWR	Power supply, nominal 3.3V
32	GND	PWR	Ground pin.
33	DIF_5#	OUT	0.7V differential Complementary clock output
34	DIF_5	OUT	0.7V differential true clock output
35	OE5#	IN	Active low input for enabling DIF pair 5.
	OL5#	111	1 =disable outputs, 0 = enable outputs
36	OE6#	IN	Active low input for enabling DIF pair 6.
30		IIN	1 =disable outputs, 0 = enable outputs
37	DIF_6#	OUT	0.7V differential Complementary clock output
38	DIF_6	OUT	0.7V differential true clock output
39	VDD	PWR	Power supply, nominal 3.3V
40	OE_INV	IN	This latched input selects the polarity of the OE pins.
	_		0 = OE pins active high, 1 = OE pins active low (OE#)
41	DIF_7#	OUT	0.7V differential Complementary clock output
42	DIF_7	OUT	0.7V differential true clock output
43	OE4#	IN	Active low input for enabling DIF pair 4
	02111		1 =disable outputs, 0 = enable outputs
44	OE7#	IN	Active low input for enabling DIF pair 7.
	02711		1 =disable outputs, 0 = enable outputs
45	LOCK	OUT	3.3V output indicating PLL Lock Status. This pin goes high when lock is
	20011		achieved.
46	IREF	IN	This pin establishes the reference for the differential current-mode output pairs. It requires a fixed precision resistor to ground. 4750hm is the standard value for 1000hm differential impedance. Other impedances require different values. See data sheet.
47	GNDA	PWR	Ground pin for the PLL core.
48	VDDA	PWR	3.3V power for the PLL core.

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the ICS9DB823B. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Symbol	Parameter	Min	Max	Units
VDDA/R	3.3V Core Supply Voltage		4.6	V
VDD	3.3V Logic Supply Voltage		4.6	V
$V_{IL}$	Input Low Voltage	GND-0.5		V
$V_{IH}$	Input High Voltage		V <sub>DD</sub> +0.5V	V
Ts	Storage Temperature	-65	150	°C
Tambient	Ambient Operating Temp	0	70	°C
Tcase	Case Temperature		115	°C
	Input ESD protection			
ESD prot	human body model	2000		V

## **Electrical Characteristics-Clock Input Parameters**

 $T_A = 0 - 70$ °C; Supply Voltage  $V_{DD} = 3.3 \text{ V } +/-5\%$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage - DIF_IN	V <sub>IHDIF</sub>	Differential inputs (single-ended measurement)	600	800	1150	mV	1
Input Low Voltage - DIF_IN	V <sub>ILDIF</sub>	Differential inputs (single-ended measurement)	V <sub>SS</sub> - 300	0	300	mV	1
Input Common Mode Voltage - DIF_IN	$V_{COM}$	Common Mode Input Voltage	300		1000	mV	1
Input Amplitude - DIF_IN	$V_{SWING}$	Peak to Peak value	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}$ , $V_{IN} = GND$	-5		5	uA	1
Input Duty Cycle	d <sub>tin</sub>	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	$J_{DIFIn}$	Differential Measurement	0		125	ps	1

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup>Slew rate measured through Vswing min centered around differential zero

# **Electrical Characteristics-Input/Supply/Common Output Parameters**

 $T_A = 0 - 70$ °C; Supply Voltage  $V_{DD} = 3.3 \text{ V +/-5}\%$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
				117			INUTES
Input High Voltage	V <sub>IH</sub>	3.3 V +/-5%	2		$V_{DD} + 0.3$	V	1
Input Low Voltage	V <sub>IL</sub>	3.3 V +/-5%	GND - 0.3		0.8	V	1
Input High Current	I <sub>IH</sub>	$V_{IN} = V_{DD}$	-5		5	uA	1
Input Low Current	I <sub>IL1</sub>	V <sub>IN</sub> = 0 V; Inputs with no pull-up resistors	-5			uA	1
·	I <sub>IL2</sub>	V <sub>IN</sub> = 0 V; Inputs with pull-up resistors	-200			uA	1
Operating Supply Current	I <sub>DD3.3OP</sub>	Full Active, $C_L = Full load$ ;			200	mA	1
Powerdown Current	I <sub>DD3.3PD</sub>	all diff pairs driven			60	mA	1
		all differential pairs tri-stated			6	mA	1
	F <sub>iPLL</sub>	PCIe Mode (Bypass/133/100= 1)	50	100.00	110	MHz	1
Input Frequency	$F_{iPLL}$	QPI Mode (Bypass/133/100= M)	67	133.33	140	MHz	1
	F <sub>iBYPASS</sub>	Bypass Mode (Bypass/133/100= 0)	33		400	MHz	1
Pin Inductance	$L_{pin}$				7	nΗ	1
	C <sub>IN</sub>	Logic Inputs, except SRC_IN	1.5		5	pF	1
Capacitance	C <sub>INSRC_IN</sub>	SRC_IN differential clock inputs	1.5		2.7	pF	1,4
	C <sub>OUT</sub>	Output pin capacitance			6	pF	1
PLL Bandwidth	BW	-3dB point in High BW Mode	2	3	4	MHz	1
PLL Bandwidth	DVV	-3dB point in Low BW Mode	0.7	1	1.4	MHz	1
PLL Jitter Peaking	t <sub>JPEAK</sub>	Peak Pass band Gain		1.5	2	dB	1
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock			1	mo	1,2
CIK Stabilization		stabilization or de-assertion of PD# to 1st clock			'	ms	1,2
Input SS Modulation	f <sub>MODIN</sub>	Allowable Frequency	30		33	kHz	1
Frequency	MODIN	(Triangular Modulation)	00		00	KIIZ	'
OE# Latency	t <sub>LATOE#</sub>	DIF start after OE# assertion	1		3	cycles	1,3
	-LATOL#	DIF stop after OE# deassertion			,	-,	.,-
Tdrive_DIF_Stop#	t <sub>DRVSTP</sub>	DIF output enable after			10	ns	1,3
	5	DIF_Stop# de-assertion					
Tdrive_PD#	t <sub>DRVPD</sub>	DIF output enable after			300	us	1,3
Tfall		PD# de-assertion			Е		4
Trise	t <sub>F</sub>	Fall time of PD# and DIF_Stop#			5 5	ns	1
	t <sub>R</sub>	Rise time of PD# and DIF_Stop#				ns V	2
SMBus Voltage	V <sub>MAX</sub>	Maximum input voltage			5.5	-	1
Low-level Output Voltage	V <sub>OL</sub>	@ I <sub>PULLUP</sub>			0.4	V	1
Current sinking at V <sub>OL</sub>	I <sub>PULLUP</sub>		4			mA	1
SCLK/SDATA	t <sub>RSMB</sub>	(Max VIL - 0.15) to			1000	ns	1
Clock/Data Rise Time	TIONID	(Min VIH + 0.15)					
SCLK/SDATA	t <sub>FSMB</sub>	(Min VIH + 0.15) to			300	ns	1
Clock/Data Fall Time		(Max VIL - 0.15)			100	Id !=	1.5
SMBus Operating Frequency	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency	<u> </u>		100	kHz	1,5

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup>See timing diagrams for timing requirements.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

<sup>&</sup>lt;sup>4</sup>SRC\_IN input

<sup>&</sup>lt;sup>5</sup>The differential input clock must be running for the SMBus to be active

### **Electrical Characteristics-DIF 0.7V Current Mode Differential Pair**

 $T_{A} = 0 - 70^{\circ}C; \ V_{DD} = 3.3 \ V \ + / -5\%; \ C_{L} = 2pF, \ R_{S} = 33\Omega, \ R_{P} = 49.9\Omega, \ R_{REF} = 475\Omega$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Current Source Output Impedance	Zo <sup>1</sup>		3000			Ω	1
Voltage High	VHigh	Statistical measurement on single ended			850	mV	1,2
Voltage Low	VLow	signal using oscilloscope math function.	-150		150	111 <b>V</b>	1,2
Max Voltage	Vovs	Measurement on single ended signal			1150	mV	1
Min Voltage	Vuds	using absolute value.	-300			111 V	1
Crossing Voltage (abs)	Vcross(abs)		250		550	mV	1
Crossing Voltage (var)	d-Vcross	Variation of crossing over all edges			140	mV	1
Rise Time	t <sub>r</sub>	$V_{OL} = 0.175V, V_{OH} = 0.525V$	175		700	ps	1
Fall Time	t <sub>f</sub>	$V_{OH} = 0.525V \ V_{OL} = 0.175V$	175		700	ps	1
Rise Time Variation	d-t <sub>r</sub>				125	ps	1
Fall Time Variation	d-t <sub>f</sub>				125	ps	1
Duty Cycle	d <sub>t3</sub>	Measurement from differential wavefrom	45		55	%	1
Skew, Input to Output	t <sub>pdBYP</sub>	Bypass Mode, V <sub>T</sub> = 50%	2500		4500	ps	1
Skew, input to Output	Input to Output $t_{pdPLL}$ PLL Mode $V_T = 50\%$		-250		250	ps	1
Skew, Output to Output	t <sub>sk3</sub>	V <sub>T</sub> = 50%			50	ps	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	PLL mode			50	ps	1,3
Jitter, Cycle to Cycle		Additive Jitter in Bypass Mode			50	ps	1,3
		PCIe Gen1 phase jitter (Additive in Bypass Mode)		7	10	ps (pk2pk)	1,4,5
		PCIe Gen 2 Low Band phase jitter (Additive in Bypass Mode)		0	0.1	ps (rms)	1,4,5
	t <sub>jphaseBYP</sub>	PCIe Gen 2 High Band phase jitter (Additive in Bypass Mode)		0.7	0.9	ps (rms)	1,4,5
Jitter, Phase		QPI phase jitter (Additive in Bypass Mode)			0.16	ps (rms)	1,5,6
onter, i nase		PCle Gen 1 phase jitter		37	86	ps (pk2pk)	1,4,5
	t	PCIe Gen 2 Low Band phase jitter		1.5	3	ps (rms)	1,4,5
	t <sub>jphasePLL</sub>	PCIe Gen 2 High Band phase jitter		2.7/ 2.2	3.1	ps (rms)	1,4,5,7
		QPI phase jitter		0.28	0.5	ps (rms)	1,5,6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

 $<sup>^{2}\,</sup>I_{REF} = V_{DD}/(3xR_{R}). \ \ \, \text{For} \,\, R_{R} = 475\Omega \,\, (1\%), \,\, I_{REF} = 2.32mA. \,\, I_{OH} = 6\,\, x \,\, I_{REF} \,\, \text{and} \,\, V_{OH} = 0.7V \,\, @ \,\, Z_{O} = 50\Omega.$ 

<sup>3</sup> Measured from differential waveform

<sup>&</sup>lt;sup>4</sup> See http://www.pcisig.com for complete specs

<sup>&</sup>lt;sup>5</sup> Device driven by 932S421C or equivalent.

<sup>6 6.4</sup>Gb 12UI

<sup>&</sup>lt;sup>7</sup> First number is High Bandwidth Mode, second number is Low Bandwidth Mode

# Clock Periods-Differential Outputs with Spread Spectrum Enabled

Measi	urement									
Wi	ndow	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
Sy	mbol	Lg-	-SSC	-ppm error	0ppm	+ ppm error	+SSC	Lg+		
Defi	::a:	Absolute Period	Short-term Average	Long-Term Average	Period	Long-Term Average	Short-term Average	Period		
Den	inition	Minimum	Minimum	Minimum						
		Absolute	Absolute	Absolute	Nominal	Maximum	Maximum	Maximum		
		Period	Period	Period					Units	Notes
	<b>DIF 100</b>	9.949	9.999	10.024	10.025	10.026	10.051	10.101	ns	1,2,3
ne	<b>DIF 133</b>	7.449	7.499	7.518	7.519	7.520	7.538	7.588	ns	1,2,4
Name	<b>DIF 166</b>	5.949	5.999	6.014	6.015	6.016	6.031	6.081	ns	1,2,5
	<b>DIF 200</b>	4.950	5.000	5.012	5.013	5.013	5.026	5.076	ns	1,2,5
Signal	<b>DIF 266</b>	3.700	3.750	3.759	3.759	3.760	3.769	3.819	ns	1,2,5
S	<b>DIF 333</b>	2.950	3.000	3.007	3.008	3.008	3.015	3.065	ns	1,2,5
	<b>DIF 400</b>	2.450	2.500	2.506	2.506	2.507	2.513	2.563	ns	1,2,5

# Clock Periods-Differential Outputs with Spread Spectrum Disabled

Wi	urement ndow mbol	1 Clock Lg-	1us -SSC	0.1s -ppm error	0.1s 0ppm	0.1s + ppm error	1us +SSC	1 Clock Lg+		
Deficition		Absolute Period	Short-term Average	Long-Term Average	Period	Long-Term Average	Short-term Average	Period		
Defi	inition	Minimum Absolute Period	Minimum Absolute Period	Minimum Absolute Period	Nominal	Maximum	Maximum	Maximum	Unito	Notes
	DIF 100		renou	9.999	10.000	10.001		10.051	ns	1,2,3
٥	DIF 133			7.499	7.500	7.501		7.551	ns	1,2,4
Name	DIF 166			5.999	6.000	6.001		6.051	ns	1,2,5
Z	DIF 200	4.950		5.000	5.000	5.001		5.051	ns	1,2,5
Signal	DIF 266	3.700		3.750	3.750	3.750		3.800	ns	1,2,5
Sić	DIF 333	2.950		3.000	3.000	3.000		3.050	ns	1,2,5
	DIF 400	2.450		2.500	2.500	2.500		2.550	ns	1,2,5

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK410B+ accuracy requirements. The 9DB423/823 itself does not contribute to ppm error.

<sup>&</sup>lt;sup>3</sup> Driven by SRC output of main clock, PCle PLL Mode or Bypass mode


<sup>&</sup>lt;sup>4</sup> Driven by CPU output of main clock, QPI PLL Mode or Bypass mode


<sup>&</sup>lt;sup>5</sup> Driven by CPU output of CK410B+/CK420BQ/CK505 main clock, **Bypass mode only** 

DIF Reference Clock									
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure						
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1						
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1						
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1						
Rs	33	ohm	1						
Rt	49.9	ohm	1						

Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 100ohm differential trace	1.8 min to 14.4 max	inch	1


Differential Routing to PCI Express Connector			
L4 length, route as coupled microstrip 100ohm differential trace	0.25 to 14 max	inch	2
L4 length, route as coupled stripline 100ohm differential trace	0.225 min to 12.6 max	inch	2






	Alternative Termination for LVDS and other Common Differential Signals (figure 3)									
Vdiff	Vp-p	Vcm	R1	R2	R3	R4	Note			
0.45v	0.22v	1.08	33	150	100	100				
0.58	0.28	0.6	33	78.7	137	100				
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible			
0.60	0.3	1.2	33	174	140	100	Standard LVDS			

R1a = R1b = R1 R2a = R2b = R2



Cable Connected AC Coupled Application (figure 4)							
Component	Value	Note					
R5a, R5b	8.2K 5%						
R6a, R6b	1K 5%						
Cc	0.1 μF						
Vcm	0.350 volts						



#### **General SMBus Serial Interface Information**

#### **How to Write**

- · Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

Index Block Write Operation							
Controll	er (Host)		IDT (Slave/Receiver)				
Т	starT bit						
Slave A	Address						
WR	WRite						
			ACK				
Beginning	Byte = N						
			ACK				
Data Byte	Count = X						
			ACK				
Beginnin	g Byte N						
			ACK				
0		×					
0		X Byte	0				
0		æ	0				
			0				
Byte N	Byte N + X - 1						
			ACK				
Р	stoP bit						

Read Address	Write Address
DD <sub>(H)</sub>	DC <sub>(H)</sub>

#### **How to Read**

- · Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block Read Operation						
Cor	ntroller (Host)		IDT (Slave/Receiver)				
Т	starT bit						
SI	ave Address						
WR	WRite						
			ACK				
Begi	nning Byte = N						
			ACK				
RT	Repeat starT						
SI	ave Address						
RD	ReaD						
			ACK				
			Data Byte Count=X				
	ACK						
			Beginning Byte N				
	ACK						
		<u>e</u>	0				
	0	X Byte	0				
	0	×	0				
	0						
			Byte N + X - 1				
N	Not acknowledge						
Р	stoP bit						

SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD)

Byt	te 0 P	Pin #	Name	Control Function		0	1	Default
Bit 7	-		PD_Mode	PD# drive mode	RW	driven	Hi-Z	0
Bit 6	•		STOP_Mode	DIF_Stop# drive mode	RW	driven	Hi-Z	0
Bit 5	-		PD_Polarity	Select PD polarity	RW	Low	High	0
Bit 4	•		Reserved	Reserved	RW	Reserved		Х
Bit 3	-		BYPASS#1	BYPASS#/PLL1	RW	See Bypass Readback Table		Input
Bit 2	-		PLL_BW#	Select PLL BW	RW	High BW	Low BW	1
Bit 1	-		BYPASS#0	BYPASS#/PLL0	RW	See Bypass Readback Table		Input
Bit 0	-		SRC_DIV#	SRC Divide by 2 Select		x/2	x/1	1

SMBus Table: Output Control Register

By	te 1	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	42,	,41	DIF_7	Output Enable	RW	Disable	Enable	1
Bit 6	38,	,37	DIF_6	Output Enable	RW	Disable	Enable	1
Bit 5	34,	,33	DIF_5	Output Enable	RW	Disable	Enable	1
Bit 4	30,	,29	DIF_4	Output Enable	RW	Disable	Enable	1
Bit 3	20,	,21	DIF_3	Output Enable	RW	Disable	Enable	1
Bit 2	16,	,17	DIF_2	Output Enable	RW	Disable	Enable	1
Bit 1	12,	,13	DIF_1	Output Enable	RW	Disable	Enable	1
Bit 0	8,	,9	DIF_0	Output Enable	RW	Disable	Enable	1

NOTE: The SMBus Output Enable Bit must be '1' AND the respective OE pin must be active for the output to run!

SMBus Table: OE Pin Control Register

Ву	te 2	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	42	,41	DIF_7	DIF_7 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0
Bit 6	38	,37	DIF_6	DIF_6 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0
Bit 5	34	,33	DIF_5	DIF_5 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0
Bit 4	30	,29	DIF_4	DIF_4 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0
Bit 3	20	,21	DIF_3	DIF_3 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0
Bit 2	16	,17	DIF_2	DIF_2 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0
Bit 1	12	,13	DIF_1	DIF_1 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0
Bit 0	8	,9	DIF_0	DIF_0 Stoppable with DIFSTOP	RW	Free-run	Stoppable	0

SMBus Table: Reserved Register

By	te 3	Pin #	Name	Control Function	Туре	0	1	Default	
Bit 7				Reserved				Х	
Bit 6				Reserved					
Bit 5				Reserved					
Bit 4			Reserved						
Bit 3			Reserved						
Bit 2				Reserved				Χ	
Bit 1				Reserved				Х	
Bit 0			Reserved						

SMBus Table: Vendor & Revision ID Register

Byt	e 4 Pin a	Name	Control Function	Type	0	1	Default
Bit 7	-	RID3			-	-	0
Bit 6	-	RID2	REVISION ID	R		-	0
Bit 5	-	RID1		R	-	-	0
Bit 4	-	RID0			-	-	1
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDORID	R	-	-	0
Bit 1	-	VID1	VENDOR ID	R	-	-	0
Bit 0	-	VID0		R	-	-	1

### **SMBus Table: DEVICE ID**

Byte	e 5 Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	-		Device ID 7 (MSB)				1
Bit 6	-	Device ID 6		RW			0
Bit 5	-		Device ID 5		İ		0
Bit 4	-		Device ID 4		Device ID is 82 Hex		0
Bit 3	-		Device ID 3		for 9DB823		0
Bit 2	-		Device ID 2		·		0
Bit 1	-	Device ID 1		RW			1
Bit 0	-		Device ID 0	RW			0

#### SMBus Table: Byte Count Register

Byte	Byte 6 Pin a		Name	Control Function	Type	0	1	Default
Bit 7	-		BC7		RW	-	-	0
Bit 6	- BC6		BC6		RW	-	•	0
Bit 5	-		BC5		RW	-	-	0
Bit 4	-		BC4	Writing to this register configures how many	RW	-	•	0
Bit 3	- BC3		BC3	bytes will be read back.	RW	-	-	0
Bit 2	-		BC2	, in the second		-	-	1
Bit 1	-		BC1		RW	-	-	1
Bit 0	-	·	BC0			-	-	1


Note: Polarities in timing diagrams are shown OE INV = 0. They are similar to OE INV = 1.

#### PD#, Power Down

The PD# pin cleanly shuts off all clocks and places the device into a power saving mode. PD# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD# is asserted, all clocks will be driven high, or tri-stated (depending on the PD# drive mode and Output control bits) before the PLL is shut down.


#### PD# Assertion

When PD# is sampled low by two consecutive rising edges of DIF#, all DIF outputs must be held High, or tri-stated (depending on the PD# drive mode and Output control bits) on the next High-Low transition of the DIF# outputs. When the PD# drive mode bit is set to '0', all clock outputs will be held with DIF driven High with 2 x IREF and DIF# tri-stated. If the PD# drive mode bit is set to '1', both DIF and DIF# are tri-stated.



#### PD# De-assertion

Power-up latency is less than 1 ms. This is the time from de-assertion of the PD# pin, or VDD reaching 3.3V, or the time from valid SRC\_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD# drive mode bit is set to '1', all the DIF outputs must driven to a voltage of >200 mV within 300 us of PD# de-assertion.



#### **DIF STOP#**

The DIF\_STOP# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC\_IN for this input to work properly. The DIF\_STOP# signal is de-bounced and must remain stable for two consecutive rising edges of DIF# to be recognized as a valid assertion or de-assertion.


#### **DIF\_STOP# - Assertion**

Asserting DIF\_STOP# causes all DIF outputs to stop after their next transition (if the control register settings allow the output to stop). When the DIF\_STOP# drive bit is '0', the final state of all stopped DIF outputs is DIF = High and DIF# = Low. There is no change in output drive current. DIF is driven with 6xIREF. DIF# is not driven, but pulled low by the termination. When the DIF\_STOP# drive bit is '1', the final state of all DIF output pins is Low. Both DIF and DIF# are not driven.


#### DIF\_STOP# - De-assertion (transition from '0' to '1')

All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is 2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the DIF\_STOP# drive control bit is '1' (tri-state), all stopped DIF outputs must be driven High (>200 mV) within 10 ns of de-assertion.


#### DIF\_STOP\_1 (Stop\_Mode = Driven, PD\_Mode = Driven)




#### DIF STOP 2 (Stop Mode = Tristate, PD Mode = Driven)



### **DIF\_STOP\_3** (Stop\_Mode = Driven, PD\_Mode = Tristate)




### **DIF\_STOP\_4** (Stop\_Mode = Tristate, PD\_Mode = Tristate)




# Package Outline and Package Dimensions (48-pin TSSOP, 6.10mm Body, 0.50 Pitch)

Package dimensions are kept current with JEDEC Publication No. 95




	Millimeters		Inch	nes*	
Symbol	Min	Max	Min	Max	
Α		1.20		0.047	
A1	0.05	0.15	0.002	0.006	
A2	0.80	1.05	0.032	0.041	
b	0.17	0.27	0.007	0.011	
С	0.09	0.20	0.0035	0.008	
D	12.40	12.60	0.488	0.496	
E	8.10 BASIC		0.319 BASIC		
E1	6.00	6.20	0.236	0.244	
е	0.50	Basic	0.020 Basic		
L	0.45	0.75	0.018	0.030	
α	0°	8°	0°	8°	
aaa		0.10		0.004	

<sup>\*</sup>For reference only. Controlling dimensions in mm.



### Package Outline and Package Dimensions (48-pin SSOP, 300 mil)

Package dimensions are kept current with JEDEC Publication No. 95



# **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
9DB823BFLF	Tubes	48-pin SSOP	0 to +70°C
9DB823BFLFT	Tape and Reel	48-pin SSOP	0 to +70°C
9DB823BGLF	Tubes	48-pin TSSOP	0 to +70°C
9DB823BGLFT	Tape and Reel	48-pin TSSOP	0 to +70°C

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

<sup>&</sup>quot;B" is the device revision designator (will not correlate with the datasheet revision).

# **Revision History**

Rev.	Issue Date	Description	Page #
		·	
		1. Updated Electrical Characteristics to add propagation delay and	
		phase noise information.	
		2. Added SMBus electrical characteristics	
		3. Added foot note about DIF input running in order for the SMBus	
		interface to work	
		4. Added foot note to Byte 1 about functionality of OE bits and OE pins	
		5. Updated clock periods to reflect +/-100ppm input clock tolerance	
		(CK410B+/CK420BQ/CK505).	
		6. Changed SRC_Stop references to DIF_Stop references for	
Α	10/1/2008	consistency	Various
В	10/7/2008	Corrected Common Dimensions.	19-20
		1. Corrected Polarity of Power Down pin when OE_INV = 1. Power	
		Down is always active low (or PD#). This is a difference from the	
С	2/4/2010	9DB803D.	Various
		Corrected Termination drawings/tables	
D	8/31/2010	2. Removed "Polarity Inversion Pin List" table.	Various
		1. Update pin 2 pin-name and pin description from VDD to VDDR. This	
		highlights that optimal peformance is obtained by treating VDDR as in	
E	5/9/2011	analog pin. This is a document update only, there is no silicon change.	Various
		Updated Byte 2, bits 0~7 per char review. Outputs can be programmed	
F	9/18/2012	with Byte 2 to be Stoppable or Free-Run with DIF_Stop pin, not the OE	14
		pins.	

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp pcclockhelp@idt.com

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

9DB823BFLFT 9DB823BGLFT 9DB823BFLF