

DATASHEET

Description

The 9DBV0931 is a member of IDT's Full-Featured PCle family. The device has 9 output enables for clock management, and 3 selectable SMBus addresses.

Recommended Application

PCIe Gen1-3 clock distribution in Storage, Networking, Compute, Consumer

Output Features

• 9 - 1-200MHz Low-Power (LP) HCSL DIF pairs


Key Specifications

- Additive cycle-to-cycle jitter <5ps
- Output-to-output skew < 60ps
- Additive phase jitter is <100fs rms for PCle Gen3
- Additive phase jitter <300fs rms (12kHz-20MHz @125MHz)

Features/Benefits

- LP-HCSL outputs; save 18 resistors and 31mm² compared to standard HCSL
- 53mW typical power consumption; eliminates thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05V and 1.8V; maximum power savings
- OE# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- SMBus-selectable features allow optimization to customer requirements
 - Slew rate for each output; allows tuning for various line lengths
 - Differential output amplitude; allows tuning for various application environments
- 1MHz to 200MHz operating frequency
- 3.3V tolerant SMBus interface works with legacy controllers
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment
- Device contains default configuration; SMBus interface not required for device operation
- Space saving 48-pin 6x6mm VFQFPN; minimal board space


Block Diagram



1



Pin Configuration



48-pin VFQFPN, 6x6 mm, 0.4mm pitch

- ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VD
- v prefix indicates internal 120KOhm pull down resistor
- ^ prefix indicates internal 120KOhm pull up resistor

SMBus Address Selection Table

| | SADR | Address | + Read/Write bit |
|---------------------------------------|------|---------|------------------|
| State of SADR on first application of | 0 | 1101011 | X |
| CKPWRGD PD# | M | 1101100 | Х |
| CKI WKOD_I D# | 1 | 1101101 | X |

Power Management Table

| CKPWRGD PD# | CLK IN | SMBus | OEx# Pin | DIF | x |
|-------------|---------|---------|-----------|----------|-----------|
| CKFWKGD_FD# | CLK_III | OEx bit | OLX# FIII | True O/P | Comp. O/P |
| 0 | X | Х | X | Low | Low |
| 1 | Running | 0 | Х | Low | Low |
| 1 | Running | 1 | 0 | Running | Running |
| 1 | Running | 1 | 1 | Low | Low |

Power Connections

| Pin Number | | | Description |
|-------------|--------------------|----------|---------------|
| VDD | VDDIO | GND | Description |
| | | | Input |
| 5 | | 8 | receiver |
| | | | analog |
| 12 | | 9 | Digital Power |
| 20,30,31,38 | 13,21,31,39, 47 | 22,29,40 | DIF outputs |



Pin Descriptions

| PIN# | PIN NAME | TYPE | DESCRIPTION |
|------|-----------------|-----------|---|
| 1 | vSADR_tri | LATCHED | Tri-level latch to select SMBus Address. See SMBus Address Selection Table. |
| ' | VOADIT_III | IN | |
| 2 | vOE8# | IN | Active low input for enabling DIF pair 8. This pin has an internal pull-down. |
| | | | 1 =disable outputs, 0 = enable outputs |
| 3 | DIF8 | OUT | Differential true clock output |
| 4 | DIF8# | OUT | Differential Complementary clock output |
| 5 | VDDR1.8 | PWR | 1.8V power for differential input clock (receiver). This VDD should be treated as |
| | OLIC IN | INI | an Analog power rail and filtered appropriately. |
| 6 | CLK_IN | IN | True Input for differential reference clock. |
| 7 | CLK_IN# GNDR | IN GND | Complementary Input for differential reference clock. |
| 8 | GNDDIG | | Analog Ground pin for the differential input (receiver) |
| 9 | | GND | Ground pin for digital circuitry |
| 10 | SCLK_3.3 | IN | Clock pin of SMBus circuitry, 3.3V tolerant. |
| 11 | SDATA_3.3 | I/O | Data pin for SMBus circuitry, 3.3V tolerant. |
| 12 | VDDDIG1.8 | PWR | 1.8V digital power (dirty power) |
| 13 | VDDIO | PWR | Power supply for differential outputs |
| 14 | vOE0# | IN | Active low input for enabling DIF pair 0. This pin has an internal pull-down. |
| | D. E. | | 1 =disable outputs, 0 = enable outputs |
| 15 | DIF0 | OUT | Differential true clock output |
| 16 | DIF0# | OUT | Differential Complementary clock output |
| 17 | vOE1# | IN | Active low input for enabling DIF pair 1. This pin has an internal pull-down. |
| | | | 1 =disable outputs, 0 = enable outputs |
| 18 | DIF1 | OUT | Differential true clock output |
| 19 | DIF1# | OUT | Differential Complementary clock output |
| 20 | VDD1.8 | PWR | Power supply, nominal 1.8V |
| 21 | VDDIO | PWR | Power supply for differential outputs |
| 22 | GND | GND | Ground pin. |
| 23 | DIF2 | OUT | Differential true clock output |
| 24 | DIF2# | OUT | Differential Complementary clock output |
| 25 | vOE2# | IN | Active low input for enabling DIF pair 2. This pin has an internal pull-down. |
| | | | 1 =disable outputs, 0 = enable outputs |
| 26 | DIF3 | OUT | Differential true clock output |
| 27 | DIF3# | OUT | Differential Complementary clock output |
| 28 | vOE3# | IN | Active low input for enabling DIF pair 3. This pin has an internal pull-down. |
| | | | 1 =disable outputs, 0 = enable outputs |
| 29 | GND | GND | Ground pin. |
| 30 | VDD1.8 | PWR | Power supply, nominal 1.8V |
| 31 | VDDIO | PWR | Power supply for differential outputs |
| 32 | DIF4 | OUT | Differential true clock output |
| 33 | DIF4# | OUT | Differential Complementary clock output |
| 34 | vOE4# | IN | Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs |
| 35 | DIF5 | OUT | Differential true clock output |
| 36 | DIF5# | OUT | Differential Complementary clock output |
| | | | Active low input for enabling DIF pair 5. This pin has an internal pull-down. |
| 37 | vOE5# | IN | 1 =disable outputs, 0 = enable outputs |
| 38 | VDD1.8 | PWR | Power supply, nominal 1.8V |
| 39 | VDDIO | PWR | Power supply for differential outputs |
| 00 | 12210 | 1 4411 | i onor ouppry for unfortunal outputo |




Pin Descriptions (cont.)

| PIN# | PIN NAME | TYPE | DESCRIPTION |
|------|--------------|------|---|
| 40 | GND | GND | Ground pin. |
| 41 | DIF6 | OUT | Differential true clock output |
| 42 | DIF6# | OUT | Differential Complementary clock output |
| 43 | vOE6# | IN | Active low input for enabling DIF pair 6. This pin has an internal pull-down. |
| 43 | VOE0# | IIN | 1 =disable outputs, 0 = enable outputs |
| 44 | DIF7 | OUT | Differential true clock output |
| 45 | DIF7# | OUT | Differential Complementary clock output |
| 46 | vOE7# | IN | Active low input for enabling DIF pair 7. This pin has an internal pull-down. |
| 40 | VOE7# | IIN | 1 =disable outputs, 0 = enable outputs |
| 47 | VDDIO | PWR | Power supply for differential outputs |
| | | | Input notifies device to sample latched inputs and start up on first high |
| 48 | ^CKPWRGD_PD# | IN | assertion. Low enters Power Down Mode, subsequent high assertions exit |
| | | | Power Down Mode. This pin has internal pull-up resistor. |
| 49 | epad | GND | Connect epad to ground. |



Test Loads



Alternate Differential Output Terminations

| Rs | Zo | Units |
|----|-----|---------|
| 33 | 100 | Ohms |
| 27 | 85 | Offilis |

Alternate Terminations

The 9DBV0931 can easily drive LVPECL, LVDS, and CML logic. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs"</u> for details.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBV0931. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|---------------------------|-------------|--------------------------------|------|-----|----------------------|-------|-------|
| Supply Voltage | VDDx | Applies to VDD, VDDA and VDDIO | -0.5 | | 2.5 | V | 1,2 |
| Input Voltage | V_{IN} | | -0.5 | | V _{DD} +0.5 | ٧ | 1,3 |
| Input High Voltage, SMBus | V_{IHSMB} | SMBus clock and data pins | | | 3.3 | V | 1 |
| Storage Temperature | Ts | | -65 | | 150 | °C | 1 |
| Junction Temperature | Tj | | | | 125 | °C | 1 |
| Input ESD protection | ESD prot | Human Body Model | 2000 | | · | V | 1 |

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{COM} or T_{IND}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| COM HAB! | | | | | | | |
|----------------------------------|--------------------|--|-----|-----|-----|-------|-------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| Input Crossover Voltage - DIF_IN | V _{CROSS} | Cross Over Voltage | 150 | | 900 | mV | 1 |
| Input Swing - DIF_IN | V_{SWING} | Differential value | 300 | | | mV | 1 |
| Input Slew Rate - DIF_IN | dv/dt | Measured differentially | 0.4 | | 8 | V/ns | 1,2 |
| Input Leakage Current | I _{IN} | $V_{IN} = V_{DD}$, $V_{IN} = GND$ | -5 | | 5 | uA | |
| Input Duty Cycle | d_{tin} | Measurement from differential wavefrom | 40 | | 60 | % | 1 |
| Input Jitter - Cycle to Cycle | J_{DIFIn} | Differential Measurement | 0 | | 125 | ps | 1 |

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.5V.

²Slew rate measured through +/-75mV window centered around differential zero



Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA = T_{COM} or T_{IND}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| 00::: ITE | | | | | | | |
|--------------------------|------------------------|---|----------------------|----------|----------------------|---------|-------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| Supply Voltage | VDDx | Supply voltage for core and analog | 1.7 | 1.8 | 1.9 | V | |
| Output Supply Voltage | VDDIO | Low Voltage Supply LP-HCSL Outputs | 0.9975 | 1.05-1.8 | 1.9 | V | |
| Ambient Operating | T _{COM} | Commmercial range | 0 | 25 | 70 | °C | 1 |
| Temperature | T _{IND} | Industrial range | -40 | 25 | 85 | °C | 1 |
| Input High Voltage | V_{IH} | Single-ended inputs, except SMBus | 0.75 V _{DD} | | $V_{DD} + 0.3$ | V | |
| Input Mid Voltage | V_{IM} | Single-ended tri-level inputs ('_tri' suffix) | $0.4~V_{DD}$ | | 0.6 V _{DD} | ٧ | |
| Input Low Voltage | V_{IL} | Single-ended inputs, except SMBus | -0.3 | | 0.25 V _{DD} | V | |
| | I _{IN} | Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$ | -5 | | 5 | uA | |
| Innut Current | | Single-ended inputs | | | | | |
| Input Current | I _{INP} | $V_{IN} = 0 \text{ V}$; Inputs with internal pull-up resistors | -200 | | 200 | uA | |
| | | $V_{IN} = VDD$; Inputs with internal pull-down resistors | | | | | |
| Input Frequency | F _{in} | | 1 | | 200 | MHz | 2 |
| Pin Inductance | L_{pin} | | | | 7 | nH | 1 |
| | C _{IN} | Logic Inputs, except DIF_IN | 1.5 | | 5 | pF | 1 |
| Capacitance | C _{INDIF_IN} | DIF_IN differential clock inputs | 1.5 | | 2.7 | pF | 1,6 |
| | C _{OUT} | Output pin capacitance | | | 6 | pF | 1 |
| Oll Obelill alian | | From V _{DD} Power-Up and after input clock | | | | | 4.0 |
| Clk Stabilization | T _{STAB} | stabilization or de-assertion of PD# to 1st clock | | | 1 | ms | 1,2 |
| Input SS Modulation | f | Allowable Frequency for PCIe Applications | 30 | | 33 | kHz | |
| Frequency PCIe | f _{MODINPCle} | (Triangular Modulation) | 30 | | 33 | ΚΠΖ | |
| Input SS Modulation | f _{MODIN} | Allowable Frequency for non-PCIe Applications | 0 | | 66 | kHz | |
| Frequency non-PCIe | ·IMODIN | (Triangular Modulation) | | | | | |
| OE# Latency | t _{LATOE#} | DIF start after OE# assertion | 1 | | 3 | clocks | 1,3 |
| - | | DIF stop after OE# deassertion | | | | | |
| Tdrive_PD# | t _{DRVPD} | DIF output enable after PD# de-assertion | | | 300 | us | 1,3 |
| Tfall | t⊧ | Fall time of single-ended control inputs | | | 5 | ns | 2 |
| Trise | t _R | Rise time of single-ended control inputs | | | 5 | ns | 2 |
| SMBus Input Low Voltage | | V _{DDSMB} = 3.3V, see note 4 for V _{DDSMB} < 3.3V | | | 0.8 | V | 4 |
| | V _{ILSMB} | | 0.1 | | | V | |
| SMBus Output Low Voltage | V _{IHSMB} | $V_{DDSMB} = 3.3V$, see note 5 for $V_{DDSMB} < 3.3V$ | 2.1 | | 3.3 0.4 | V | 5 |
| SMBus Output Low Voltage | V _{OLSMB} | @ I _{PULLUP} | 4 | | 0.4 | | |
| SMBus Sink Current | I _{PULLUP} | @ V _{OL} | 4 | | 0.0 | mA V | |
| Nominal Bus Voltage | V _{DDSMB} | Bus Voltage | 1.7 | | 3.6 | | |
| SCLK/SDATA Rise Time | t _{RSMB} | (Max VIL - 0.15) to (Min VIH + 0.15) | | | 1000 | ns | 1 |
| SCLK/SDATA Fall Time | t _{FSMB} | (Min VIH + 0.15) to (Max VIL - 0.15) | | | 300 | ns | 1 |
| SMBus Operating | f _{MAXSMB} | Maximum SMBus operating frequency | | | 400 | kHz | 7 |
| Frequency | | <u> </u> | | | | | |

 $^{^1\}mbox{Guaranteed}$ by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

 $^{^{4}}$ For $V_{DDSMB} < 3.3V$, $V_{ILSMB} <= 0.35V_{DDSMB}$

 $^{^{5}}$ For $V_{\text{DDSMB}} <$ 3.3V, $V_{\text{IHSMB}} >= 0.65 V_{\text{DDSMB}}$

⁶DIF_IN input

⁷The differential input clock must be running for the SMBus to be active



Electrical Characteristics-DIF Low-Power HCSL Outputs

TA = T_{COM} or T_{IND}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| | | • | | | | | |
|------------------------|------------|--|------|------|------|--------|-------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| Slew rate | Trf | Scope averaging on, fast slew rate setting | 2.3 | 3.4 | 4.3 | V/ns | 1,2,3 |
| Siew rate | 111 | Scope averaging on, slow slew rate setting | 1.4 | 2.2 | 3.1 | V/ns | 1,2,3 |
| Slew rate matching | ∆Trf | Slew rate matching, Scope averaging on | | 5 | 20 | % | 1,2,4 |
| Voltage High | V_{HIGH} | Statistical measurement on single-ended signal | 660 | 774 | 850 | mV | 7 |
| Voltage Low | V_{LOW} | using oscilloscope math function. (Scope | -150 | 0 | 150 |] '''V | 7 |
| Max Voltage | Vmax | Measurement on single ended signal using | | 813 | 1150 | mV | 7 |
| Min Voltage | Vmin | absolute value. (Scope averaging off) | -300 | -55 | | 1111 | 7 |
| Vswing | Vswing | Scope averaging off | 300 | 1548 | | mV | 1,2 |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off | 250 | 404 | 550 | mV | 1,5 |
| Crossing Voltage (var) | Δ-Vcross | Scope averaging off | | 12 | 140 | mV | 1,6 |

¹Guaranteed by design and characterization, not 100% tested in production. $C_L = 2pF$ with $R_S = 33Ω$ for Zo = 50Ω (100Ω differential trace impedance).

Electrical Characteristics-Current Consumption

TA = T_{COM} or T_{IND}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|--|----------------------|-----------------------------------|-----|-----|-----|-------|-------|
| PARAMETER Operating Supply Current Powerdown Current | I _{DDR} | VDDR @100MHz | | 2.5 | 5 | mA | 1 |
| | I _{DDDIG} | VDDIG, All outputs @100MHz | | 5.7 | 8 | mA | 1 |
| | I _{DDO} | VDD1.8+VDDIO, All outputs @100MHz | | 36 | 45 | mA | 1 |
| | I _{DDRPD} | VDDR, CKPWRGD_PD# = 0 | | 0.4 | 1 | mA | 1, 2 |
| Powerdown Current | I _{DDDIGPD} | VDDDIG, CKPWRGD_PD# = 0 | | 0.6 | 1.5 | mA | 1, 2 |
| | I _{DDOPD} | VDD1.8+VDDIO, CKPWRGD_PD# = 0 | | 0.0 | 0.1 | mA | 1, 2 |

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

 $^{^{7}}$ 660mV Vhigh is the minimum when VDDIO is >= 1.05V +/-5%. If VDDIO is < 1.05V +/-5%, the minimum Vhigh will be VDDIOmin - 250mV. For example for VDDIO = 0.9V +/-5%, VHIGHmin will be 860mV - 250mV = 610mV.

² Input clock stopped.



Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{COM} or T_{IND}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|------------------------|-------------------------|---------------------------------|------|------|------|-------|-------|
| Duty Cycle Distortion | t _{DCD} | Measured differentially @100MHz | -1 | -0.4 | 0.5 | % | 1,3 |
| Skew, Input to Output | t _{pdBYP} | V _T = 50% | 1800 | 2378 | 3000 | ps | 1 |
| Skew, Output to Output | t _{sk3} | V _T = 50% | | 41 | 60 | ps | 1,4 |
| Jitter, Cycle to cycle | t _{jcy c-cy c} | Additive Jitter | | 0.1 | 5 | ps | 1,2 |

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters

 $TA = T_{COM}$ or T_{IND} ; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | INDUSTRY LIMIT | UNITS | Notes |
|-----------------------|-------------------------|---|-----|------|-----|-------------------|-------------|-----------|
| | t _{iphPCleG1} | PCIe Gen 1 | | 0.1 | 5 | N/A | ps (p-p) | 1,2,3,5 |
| | | PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz | | 0.1 | 0.4 | N/A | ps (rms) | 1,2,3,4,5 |
| | t _{jphPCleG2} | PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) | | 0.01 | 0.4 | N/A | ps (rms) | 1,2,3,4 |
| Additive Phase Jitter | t _{jphPCleG3} | PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz) | | 0.00 | 0.1 | N/A | ps (rms) | 1,2,3,4 |
| | t _{jphSGMIIMO} | 125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz | | 165 | 200 | N/A | fs (rms) | 1,6 |
| | t _{jphSGMIIM1} | 125MHz, 12kHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz | | 251 | 300 | N/A | fs (rms) | 1,6 |

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.


⁴ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

⁵ Driven by 9FGV0831 or equivalent

⁶ Rohde&Schwarz SMA100



Additive Phase Jitter Plot: 125M (12kHz to 20MHz)





General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| | Index Block Write Operation | | | | | | |
|-----------|-----------------------------|--------------|----------------------|--|--|--|--|
| Control | ler (Host) | | IDT (Slave/Receiver) | | | | |
| Т | starT bit | | | | | | |
| Slave | Address | | | | | | |
| WR | WRite | | | | | | |
| | | | ACK | | | | |
| Beginnin | g Byte = N | | | | | | |
| | | | ACK | | | | |
| Data Byte | Count = X | | | | | | |
| | | | ACK | | | | |
| Beginnii | ng Byte N | | | | | | |
| | | | ACK | | | | |
| 0 | | $]_{\times}$ | | | | | |
| 0 | | X Byte | 0 | | | | |
| 0 | | Ю | 0 | | | | |
| | | | 0 | | | | |
| Byte N | I + X - 1 | | | | | | |
| | | | ACK | | | | |
| Р | stoP bit | | | | | | |

Note: SMBus Address is Latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Read Operation | | | | | |
|----------------------------|-----------------|--------|----------------------|--|--|
| Cor | ntroller (Host) | | IDT (Slave/Receiver) | | |
| Т | starT bit | | | | |
| SI | ave Address | | | | |
| WR | WRite | | | | |
| | | | ACK | | |
| Begi | nning Byte = N | | | | |
| | | | ACK | | |
| RT | Repeat starT | | | | |
| SI | ave Address | | | | |
| RD | ReaD | | | | |
| | | | ACK | | |
| | | | | | |
| | | | Data Byte Count=X | | |
| | ACK | | | | |
| | | | Beginning Byte N | | |
| | ACK | | | | |
| | | ę | 0 | | |
| | 0 | X Byte | 0 | | |
| | 0 | × | 0 | | |
| | 0 | | | | |
| | | | Byte N + X - 1 | | |
| N | Not acknowledge | | | | |
| Р | stoP bit | | | | |



SMBus Table: Output Enable Register ¹

| Byte 0 | Name | Control Function T | | 0 | 1 | Default |
|--------|---------|--------------------|----|---------------------------|-----------------|---------|
| Bit 7 | DIF OE7 | Output Enable | RW | Low/Low | OE# pin control | 1 |
| Bit 6 | DIF OE6 | Output Enable | RW | Low/Low | OE# pin control | 1 |
| Bit 5 | DIF OE5 | Output Enable | RW | W Low/Low OE# pin control | | 1 |
| Bit 4 | DIF OE4 | Output Enable | RW | Low/Low | OE# pin control | 1 |
| Bit 3 | DIF OE3 | Output Enable | RW | Low/Low | OE# pin control | 1 |
| Bit 2 | DIF OE2 | Output Enable | RW | Low/Low | OE# pin control | 1 |
| Bit 1 | DIF OE1 | Output Enable | | Low/Low | OE# pin control | 1 |
| Bit 0 | DIF OE0 | Output Enable RW | | Low/Low | OE# pin control | 1 |

^{1.} A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: Output Enable and Output Amplitude Control Register

| Byte 1 | Name | Control Function | Control Function Type | | 1 | Default | |
|--------|-------------|---|-----------------------|----------|-----------|---------|--|
| Bit 7 | Reserved | | | | | | |
| Bit 6 | | Reserved | | | | 1 | |
| Bit 5 | DIF OE8 | DIF OE8 Output Enable RW Low/Low OE# pin control | | | | | |
| Bit 4 | | Reserved | | | | 0 | |
| Bit 3 | | Reserved | | | | 1 | |
| Bit 2 | | Reserved | | | | 1 | |
| Bit 1 | AMPLITUDE 1 | LITUDE 1 Controls Output Amplitude RW 00 = 0.6V 01 = 0.7V | | | | | |
| Bit 0 | AMPLITUDE 0 | Controls Output Amplitude | RW | 10= 0.8V | 11 = 0.9V | 0 | |

^{1.} A low on the DIF OE bit will overide the OE# pin and force the differential output Low/Low

SMBus Table: DIF Slew Rate Control Register

| Byte 2 | Name | Control Function | Control Function Type | | 1 | Default |
|--------|------------------|--------------------------|-----------------------|--------------|--------------|---------|
| Bit 7 | SLEWRATESEL DIF7 | Adjust Slew Rate of DIF7 | RW | Slow setting | Fast setting | 1 |
| Bit 6 | SLEWRATESEL DIF6 | Adjust Slew Rate of DIF6 | RW | Slow setting | Fast setting | 1 |
| Bit 5 | SLEWRATESEL DIF5 | Adjust Slew Rate of DIF5 | RW | Slow setting | Fast setting | 1 |
| Bit 4 | SLEWRATESEL DIF4 | Adjust Slew Rate of DIF4 | RW | Slow setting | Fast setting | 1 |
| Bit 3 | SLEWRATESEL DIF3 | Adjust Slew Rate of DIF3 | RW | Slow setting | Fast setting | 1 |
| Bit 2 | SLEWRATESEL DIF2 | Adjust Slew Rate of DIF2 | RW | Slow setting | Fast setting | 1 |
| Bit 1 | SLEWRATESEL DIF1 | Adjust Slew Rate of DIF1 | RW | Slow setting | Fast setting | 1 |
| Bit 0 | SLEWRATESEL DIF0 | Adjust Slew Rate of DIF0 | RW | Slow setting | Fast setting | 1 |

SMBus Table: DIF Slew Rate Control Register

| Byte 3 | Name | Control Function | Type | 0 | 1 | Default | |
|--------|------------------|--------------------------|------|--------------|--------------|---------|--|
| Bit 7 | 7 Reserved | | | | | | |
| Bit 6 | | Reserved | | | | 1 | |
| Bit 5 | | Reserved | | | | 0 | |
| Bit 4 | | Reserved | | | | 0 | |
| Bit 3 | | Reserved | | | | 0 | |
| Bit 2 | Reserved | | | | | | |
| Bit 1 | Reserved | | | | | | |
| Bit 0 | SLEWRATESEL DIF8 | Adjust Slew Rate of DIF8 | RW | Slow setting | Fast setting | 1 | |

Byte 4 is Reserved and reads back 'hFF



SMBus Table: Revision and Vendor ID Register

| Byte 5 | Name | Control Function | Type | 0 | 1 | Default |
|--------|------|------------------|------|--------------|-------|---------|
| Bit 7 | RID3 | | R | | | 0 |
| Bit 6 | RID2 | Revision ID | R | A rev = 0000 | | 0 |
| Bit 5 | RID1 | | R | | | 0 |
| Bit 4 | RID0 | | R | | | 0 |
| Bit 3 | VID3 | | R | | | 0 |
| Bit 2 | VID2 | VENDOR ID | R | 0001 | - IDT | 0 |
| Bit 1 | VID1 | VENDOR ID | R | 0001 = IDT | | 0 |
| Bit 0 | VID0 | | R | | | 1 |

SMBus Table: Device Type/Device ID

| Byte 6 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|--------------|------------------|------|-----------------------------|--------------|---------|
| Bit 7 | Device Type1 | Device Type | R | 00 = FG, | 01 = DB | 1 |
| Bit 6 | Device Type0 | Device Type | R | 10 = DM, 11= DB fanout only | | 1 |
| Bit 5 | Device ID5 | | R | | | 0 |
| Bit 4 | Device ID4 | | R | | | 0 |
| Bit 3 | Device ID3 | Device ID | R | 001001 bina | ny or 00 hoy | 1 |
| Bit 2 | Device ID2 | Device iD | R | 001001 billa | ry or os nex | 0 |
| Bit 1 | Device ID1 | | R | | | 0 |
| Bit 0 | Device ID0 | | R | | | 1 |

SMBus Table: Byte Count Register

| Byte 7 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|------|------------------------|------|------------------------|-----------------------|---------|
| Bit 7 | | Reserved | | | | 0 |
| Bit 6 | | Reserved | | | | 0 |
| Bit 5 | | Reserved | | | | 0 |
| Bit 4 | BC4 | | RW | | | 0 |
| Bit 3 | BC3 | | RW | Writing to this regist | er will configure how | 1 |
| Bit 2 | BC2 | Byte Count Programming | RW | many bytes will be r | ead back, default is | 0 |
| Bit 1 | BC1 | | RW | = 8 b | ytes. | 0 |
| Bit 0 | BC0 | | RW | | | 0 |



Marking Diagrams





Notes:

- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.

Thermal Characteristics


| PARAMETER | SYMBOL | CONDITIONS | PKG | TYP VALUE | UNITS | NOTES |
|--------------------|----------------|---------------------------------|-------|--------------|-------|-------|
| | θ_{JC} | Junction to Case | | 33 | °C/W | 1 |
| | θ_{Jb} | Junction to Base | | 2.1 | °C/W | 1 |
| Thermal Resistance | θ_{JA0} | Junction to Air, still air | NDG48 | 37 | °C/W | 1 |
| Theimai nesistance | θ_{JA1} | Junction to Air, 1 m/s air flow | NDG46 | 30 | °C/W | 1 |
| | θ_{JA3} | Junction to Air, 3 m/s air flow | | 27 | °C/W | 1 |
| | θ_{JA5} | Junction to Air, 5 m/s air flow | | 26 | °C/W | 1 |

14

¹ePad soldered to board




Package Outline and Dimensions (NDG48). Use Option 1





Package Outline and Dimensions (NDG48), cont. Use Option 1 EPAD.





Ordering Information

| Part / Order Number | Shipping Packaging | Package | Temperature |
|---------------------|---------------------------|---------------|---------------|
| 9DBV0931AKLF | Trays | 48-pin VFQFPN | 0 to +70° C |
| 9DBV0931AKLFT | Tape and Reel | 48-pin VFQFPN | 0 to +70° C |
| 9DBV0931AKILF | Trays | 48-pin VFQFPN | -40 to +85° C |
| 9DBV0931AKILFT | Tape and Reel | 48-pin VFQFPN | -40 to +85° C |

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History

| Rev. | Initiator | Issue Date | Description | Page # |
|------|-----------|------------|--|------------|
| А | RDW | 7/28/2014 | Updated front page text Updated block diagram Updated electrical tables Updated test loads diagrams. Updated Smbus byte 2, 3 and 6 labeling. Functionality did not change. Move to final. | Various |
| В | RDW | 8/27/2014 | Updated min Vhigh on DIF outputs from 630mV to 660mV, correcting a typo. Corrected Conditions for Slew Rate in DIF Low-Power HCSL Outputs Lowered maximum PCIe Gen3 additive phase jitter from 0.3ps rms to 0.1ps rms. | 8 |
| С | RDW | 8/28/2014 | Corrected Supply Voltage in Absolute Maximim Ratings. Lowered additive phase jitter specs. | Various |
| D | RDW | 3/25/2016 | Revised front page text extensively. Added note about Spread Spectrum Compatibility to the features. Change pin name of VDDA1.8 to VDD1.8 and GNDA to GND to clarify that this part does not have a PLL. This is a document change only. There is no silicon change. Corrected OE8# to indicate an internal pull down, not a pull up. Added epad nomenclature to DS Updated package drawing to lastest version - no package change. Added reference to AN-891. Updated "Current Consumption" table to remove references to VDDA1.8 Added "RMS additive phase jitter: 251fs" to phase noise plot Updated "Clock Input Parameters" table for consistency - no silicon change. Updated "Output Duty Cycle, Jitter, Skew and PLL Characteristics" and "Phase Jitter" tables to remove references to bypass mode. | 1-5,7-9 14 |

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775

www.IDT.com

Tech Support

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

9DBV0931AKILF 9DBV0931AKILFT 9DBV0931AKLFT