

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

GENERAL DESCRIPTION




The ICS8302 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8302 has a single ended clock input. The single ended

clock input accepts LVCMOS or LVTTL input levels. The ICS8302 features a pair of LVCMOS/LVTTL outputs. The ICS8302 is characterized at full 3.3V for input $V_{\rm DD}$, and mixed 3.3V and 2.5V for output operating supply modes ($V_{\rm DDO}$). Guaranteed output and part-to-part skew characteristics make the ICS8302 ideal for clock distribution applications demanding well defined performance and repeatibility.


FEATURES

- 2 LVCMOS / LVTTL outputs
- LVCMOS / LVTTL clock input accepts LVCMOS or LVTTL input levels
- Maximum output frequency: 200MHz
- · Output skew: 25ps (typical)
- Part-to-part skew: 250ps (typical)
- Small 8 lead SOIC package saves board space
- Full 3.3V or 3.3V core, 2.5V supply modes
- 0°C to 70°C ambient operating temperature
- · Lead-Free package fully RoHS compliant

BLOCK DIAGRAM



PIN ASSIGNMENT



Top View

ICS8302 8-Lead SOIC 3.8mm x 4.8mm, x 1.47mm package body M Package

ICS8302 Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

| Number | Name | Туре | | Description |
|--------|------------------|--------|----------|---|
| 1, 6 | V _{DDO} | Power | | Output supply pins. |
| 2 | V _{DD} | Power | | Core supply pin. |
| 3 | CLK | Input | Pulldown | LVCMOS / LVTTL clock input. |
| 4,7 | GND | Power | | Power supply ground. |
| 5 | Q1 | Output | | Single clock output. LVCMOS / LVTTL interface levels. |
| 8 | Q0 | Output | | Single clock output. LVCMOS / LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------------|-------------------------------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 4 | | pF |
| | Power Dissipation Capacitance | $V_{DD}, V_{DDO} = 3.465V$ | | 22 | | рF |
| C _{PD} | (per output) | $V_{DD} = 3.465V, V_{DDO} = 2.625V$ | | 16 | | pF |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | kΩ |
| R _{OUT} | Output Impedance | | 5 | 7 | 12 | Ω |



LVCMOS / LVTTL FANOUT BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V, -0.5V to $V_{\rm DD}$ + 0.5 V

-0.5V to $V_{DDO} + 0.5V$ Outputs, Vo

Package Thermal Impedance, θ_{IA} 112.7°C/W (0 lfpm)

-65°C to 150°C Storage Temperature, T_{STG}

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------------|-----------------|---------|---------|---------|-------|
| V _{DD} | Core Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{DDO} | Output Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I _{DD} | Power Supply Current | | | | 13 | mA |
| I _{DDO} | Output Supply Current | | | | 4 | mA |

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------------------|---------------------------|--------------------------------|---------|---------|-----------------------|-------|
| V _{IH} | Input High Voltage | | | 2 | | V _{DD} + 0.3 | V |
| V _{IL} | Input Low Voltage | | | -0.3 | | 0.8 | V |
| I _{IH} | Input High Current | CLK | $V_{DD} = V_{IN} = 3.465V$ | | | 150 | μΑ |
| I _{IL} | Input Low Current | CLK | $V_{DD} = 3.465V, V_{IN} = 0V$ | -5 | | | μΑ |
| \/ | Output High Voltage | | 50Ω to $V_{DDO}/2$ | 2.6 | | | V |
| V _{OH} | V _{OH} Output High Voltage | | I _{OH} = -100μA | 2.9 | | | V |
| V Outrout Law Valtage | | 50Ω to $V_{DDO}/2$ | | | 0.5 | V | |
| V _{OL} | Output Low Voltage | | I _{OL} = 100μA | | | 0.2 | V |

Table 4A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|--|----------------------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 200 | MHz |
| tp _{LH} | Propagation Delay, Low-to-High; NOTE 1 | <i>f</i> ≤ 200MHz | 1.9 | 2.35 | 2.8 | ns |
| tsk(o) | Output Skew; NOTE 2, 4 | | | 25 | 85 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | 250 | 800 | ps |
| t _R | Output Rise Time | 20% to 80% | 300 | | 800 | ps |
| t _F | Output Fall Time | 20% to 80% | 300 | | 800 | ps |
| odc | Output Duty Cyclo | <i>f</i> ≤ 133MHz | 45 | | 55 | % |
| | Output Duty Cycle | 133MHz < <i>f</i> ≤ 200MHz | 40 | | 60 | % |

Parameters measured at f_{MAX} unless otherwise noted.

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V_{DDO}/2.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



Table 3C. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $TA = 0^{\circ}C$ to $70^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V _{DD} | Core Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{DDO} | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| I _{DD} | Power Supply Current | | | | 13 | mA |
| I _{DDO} | Output Supply Current | | | | 4 | mA |

Table 3D. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|---------------------|--------------|-----------------------------------|---------|---------|-----------------------|-------|
| V _{IH} | Input High Voltage | | | 2 | | V _{DD} + 0.3 | V |
| V _{IL} | Input Low Voltage | | | -0.3 | | 0.8 | V |
| I _{IH} | Input High Current | CLK | $V_{DD} = V_{IN} = 3.465V$ | | | 150 | μA |
| I _{IL} | Input Low Current | CLK | $V_{DD} = 3.465V, V_{IN} = 0V$ | -5 | | | μA |
| V | Output High Voltage | , | 50Ω to V _{DDO} /2 | 1.8 | | | V |
| V _{OH} | Output High Voltage | , | I _{OH} = -100μA | 2.2 | | | V |
| V | Output Low Voltage | | 50Ω to V _{DDO} /2 | | | 0.5 | V |
| V _{OL} | | | $I_{OL} = 100 \mu A$ | | | 0.2 | V |

Table 4B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C


| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|--|----------------------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 200 | MHz |
| tp _{LH} | Propagation Delay, Low-to-High; NOTE 1 | <i>f</i> ≤ 200MHz | 2.3 | | 3.3 | ns |
| tsk(o) | Output Skew; NOTE 2, 4 | | | | 85 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | 250 | 800 | ps |
| t _R | Output Rise Time | 20% to 80% | 250 | | 650 | ps |
| t _F | Output Fall Time | 20% to 80% | 250 | | 650 | ps |
| odc | Output Duty Cycle | <i>f</i> ≤ 133MHz | 45 | | 55 | % |
| | Output Duty Cycle | 133MHz < <i>f</i> ≤ 200MHz | 40 | | 60 | % |


Parameters measured at f_{MAX} unless otherwise noted. NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $\rm V_{\rm DDO}/2.$ NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT


3.3V/2.5V OUTPUT LOAD AC TEST CIRCUIT






PART-TO-PART SKEW


OUTPUT SKEW





OUTPUT RISE/FALL TIME

PROPAGATION DELAY



OUTPUT PULSE WIDTH/PERIOD



RELIABILITY INFORMATION

Table 5. $\theta_{\rm JA} {\rm vs.}$ Air Flow Table for 8 Lead SOIC

θ_{AA} by Velocity (Linear Feet per Minute)

| | 0 | 200 | 500 |
|--|-----------|-----------|-----------|
| Single-Layer PCB, JEDEC Standard Test Boards | 153.3°C/W | 128.5°C/W | 115.5°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards | 112.7°C/W | 103.3°C/W | 97.1°C/W |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8302 is: 322



PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC




TABLE 6. PACKAGE DIMENSIONS

| SYMBOL | Millin | neters |
|--------|---------|---------|
| STWBOL | MINIMUN | MAXIMUM |
| N | 8 | 3 |
| A | 1.35 | 1.75 |
| A1 | 0.10 | 0.25 |
| В | 0.33 | 0.51 |
| С | 0.19 | 0.25 |
| D | 4.80 | 5.00 |
| E | 3.80 | 4.00 |
| е | 1.27 [| BASIC |
| Н | 5.80 | 6.20 |
| h | 0.25 | 0.50 |
| L | 0.40 | 1.27 |
| α | 0° | 8° |

Reference Document: JEDEC Publication 95, MS-012

ICS8302

Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

TABLE 7. ORDERING INFORMATION

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|----------|-------------------------|--------------------|-------------|
| ICS8302AM | 8302AM | 8 lead SOIC | tube | 0°C to 70°C |
| ICS8302AMT | 8302AM | 8 lead SOIC | 2500 tape & reel | 0°C to 70°C |
| ICS8302AMLF | 8302AMLF | 8 lead "Lead Free" SOIC | tube | 0°C to 70°C |
| ICS8302AMLFT | 8302AMLF | 8 lead "Lead Free" SOIC | 2500 tape & reel | 0°C to 70°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.



ICS8302 Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER

| REVISION HISTORY SHEET | | | | | | | | |
|------------------------|-----------|------|--|---------|--|--|--|--|
| Rev | Table | Page | Description of Change | Date | | | | |
| | T1 | 2 | Pin Description table, revised V _{DD} description. | | | | | |
| | T2 | 2 | Pin Characteristics table, deleted R _{PULLUP} row. | | | | | |
| l _B | T3A & T3C | 3, 4 | Power Supply table, changed V _{nn} parameter to correspond with description. | 2/4/03 | | | | |
| В | T4A & T4B | 3, 4 | AC Characteristics tables - added note "Parameters measured at f _{MAX} unless otherwise noted." | 2/4/03 | | | | |
| | | | tp_{LH} Test Conditions, added $f \le 200MHz$. | | | | | |
| С | T2 | 2 | Pin Chararcteristics table - changed C_{IN} 4pF max. to 4pF typical. Added 5Ω min. and 12Ω max. to R_{OUT} row. | 6/15/04 | | | | |
| | T7 | 8 | Ordering Information table - added "Lead-Free" part number. | 0,10,01 | | | | |
| | T3B & T3D | 3, 4 | LVCMOS DC Characteristics Table - changed V _{IL} max. from 1.3V to 0.8V. | E/47/0E | | | | |
| D T7 | | 8 | Ordering Information Table - added Lead-Free note. | 5/17/05 | | | | |