

LOW SKEW, 1-TO-16 LVCMOS/LVTTL FANOUT BUFFER

ICS83115

General Description




The ICS83115 is a low skew, 1-to-16 LVCMOS/LVTTL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The ICS83115 single-ended clock input accepts LVCMOS or LVTTL input levels.

The ICS83115 operates at full 3.3V supply mode over the commercial temperature range. Guaranteed output and part-to-part skew characteristics make the ICS83115 ideal for those clock distribution applications demanding well defined performance and repeatability.


Features

- Sixteen LVCMOS / LVTTL outputs, 15Ω output impedance
- One LVCMOS / LVTTL clock input
- Maximum output frequency: 200MHz
- All inputs are 5V tolerant
- Output skew: 250ps (maximum)
- Part-to-part skew: 800ps (maximum)
- Additive phase jitter, RMS: 0.09ps (typical)
- Full 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

Block Diagram



Pin Assignment



ICS83115

28-Lead SSOP, 150mil 9.9mm x 3.9mm x 1.5mm package body R Package Top View

Table 1. Pin Descriptions

Number	Name	Т	уре	Description
1	OE1	Input	Pullup	Output enable pin. When LOW, forces outputs Q[2:7] to Hi-Z state. 5V tolerant. LVCMOS/LVTTL interface levels. See Table 3.
2, 3, 4, 7, 8, 11, 12, 13, 16, 17, 18, 21, 22, 25, 26, 27	Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, Q9, Q10, Q11, Q12, Q13, Q14, Q15	Output		Single-ended clock outputs. 15 Ω output impedance. LVCMOS/LVTTL interface levels.
5, 6, 23, 24	V_{DD}	Power		Positive supply pins.
9, 10, 19, 20	GND	Power		Power supply ground.
14	IN	Input	Pulldown	Single-ended clock input. 5V tolerant. LVCMOS/LVTTL interface levels.
15	OE0	Input	Pullup	Output enable pin. When LOW, forces outputs Q[8:13] to Hi-Z state. 5V tolerant. LVCMOS/LVTTL interface levels. See Table 3.
28	OE2	Input	Pullup	Output enable pin. When LOW, forces outputs Q[0:1] and Q[14:15] to Hi-Z state. 5V tolerant. LVCMOS/LVTTL interface levels. See Table 3.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
C _{PD}	Power Dissipation Capacitance (per output); NOTE 1	V _{DD} = 3.465V		11		pF
R _{OUT}	Output Impedance	V _{DD} = 3.3V		15		Ω

Function Tables

Table 3. OEx Function Table

	Inputs			Outputs	
OE0	OE1	OE2	Control OE2 Q[0:1], Q[14:15]	Control OE1 Q[2:7]	Control OE0 Q[8:13]
0	0	0	Hi-Z	Hi-Z	Hi-Z
0	0	1	Active	Hi-Z	Hi-Z
0	1	0	Hi-Z	Active	Hi-Z
0	1	1	Active	Active	Hi-Z
1	0	0	Hi-Z	Hi-Z	Active
1	0	1	Active	Hi-Z	Active
1	1	0	Hi-Z	Active	Active
1	1	1	Active	Active	Active

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V _{DD}	4.6V	
Inputs, V _I	-0.5V to V _{DD} + 0.5V	
Outputs, V _O	-0.5V to V _{DD} + 0.5V	
Package Thermal Impedance, θ_{JA}	49°C/W (0 lfpm)	
Storage Temperature, T _{STG}	-65°C to 150°C	

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{DD} = 3.3 V \pm 5\%$, $T_A = 0 ^{\circ} C$ to $70 ^{\circ} C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				50	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input Lligh Voltage	OE0:OE2		2		V _{DD} + 0.3	V
V _{IH}	Input High Voltage	IN		2		V _{DD} + 0.3	V
V	Input Low Voltage	OE0:OE2		-0.3		0.8	V
V_{IL}	Input Low Voltage	IN		-0.3		1.3	V
	Innut High Current	OE0:OE2	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
lн	Input High Current	IN	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
	Input Low Current	OE0:OE2	V _{DD} = 3.465V, V _{IN} = 0V	-150			μΑ
IIL	Input Low Current	IN	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V _{OH}	Output High Voltage;	NOTE 1	$V_{DD} = 3.3V \pm 5\%$	2.6			V
V _{OL}	Output Low Voltage; NOTE 1		$V_{DD} = 3.3V \pm 5\%$			0.5	V
I _{OZL}	Output Hi-Z Current Low					5	μΑ
I _{OZH}	Output Hi-Z Current H	High				5	μΑ

NOTE 1: Outputs terminated with 50Ω to $V_{DD}/2$. See Parameter Measurement Information, Output Load Test Circuit diagram.

AC Electrical Characteristics

Table 5. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				200	MHz
fjit(Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	Integration Range: 12kHz – 20MHz		0.09		ps
tp _{LH}	Propagation Delay; NOTE 1	<i>f</i> ≤ 200MHz	1.7	2.4	3.1	ns
tsk(o)	Output Skew; NOTE 2, 4	Measured on the Rising Edge @ V _{DD} /2		150	250	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4	Measured on the Rising Edge @ V _{DD} /2			800	ps
t_R / t_F	Output Rise/Fall Time4	20% to 80%	400		800	ps
odc	Output Duty Cycle		45		55	%
t _{EN}	Output Enable Time				20	ns
t _{DIS}	Output Disable Time				20	ns

All parameters measured at f_{MAX} unless noted otherwise.

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DD}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DD}/2.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DD}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band


to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the

device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.

Parameter Measurement Information




3.3V Output Load AC Test Circuit


Part 1

Qx V_{DD} Part 2 V_{DD} Qy V_{DD} V_{DD}


Output Skew



Part-to-Part Skew



Propagation Delay



Output Rise/Fall Time

Output Duty Cycle/Pulse Width/Period

Application Information

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Outputs:

LVCMOS Outputs

All unused LVCMOS output can be left floating. There should be no trace attached.

Reliability Information

Table 6. θ_{JA} vs. Air Flow Table for a 28 Lead SSOP, 150MIL

θ _{JA} vs. Air Flow					
Linear Feet per Minute	0	200	500		
Multi-Layer PCB, JEDEC Standard Test Boards	49°C/W	36°C/W	30°C/W		

Transistor Count

The transistor count for ICS83115: 985

Package Outline and Package Dimension

Package Outline - G Suffix for 28 Lead SSOP




Table 7. Package Dimensions for 28 Lead SSOP

All Din	nensions in Mi	llimeters		
Symbol	Minimum	Maximum		
N	28			
Α	1.35	1.75		
A1	0.10	0.25		
A2		1.50		
b	0.20	0.30		
С	0.18	0.25		
D	9.80	10.00		
E	5.80	6.20		
E1	3.80	4.00		
е	0.635	Basic		
L	0.40	1.27		
α	0°	8°		
ZD	0.84	Ref		

Reference Document: JEDEC Publication 95, MO-137

Ordering Information

Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS83115BR	ICS83115BR	28 Lead SSOP	Tube	0°C to 70°C
ICS83115BRT	ICS83115BR	28 Lead SSOP	2500 Tape & Reel	0°C to 70°C
ICS83115BRLF	ICS83115BRLF	"Lead-Free" 28 Lead SSOP	Tube	0°C to 70°C
ICS83115BRLFT	ICS83115BRLF	"Lead-Free" 28 Lead SSOP	2500 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Revision History Sheet

Rev	Table	Page	Description of Change	Date
С	T5	4	AC Characteristics Table - changed Output Rise/Fall Time limits from 650ps min./1150ps max. to 400ps min./800ps max.	3/14/08

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia

Integrated Device Technology IDT (S) Pte. Ltd. 1 Kallang Sector, #07-01/06 Kolam Ayer Industrial Park Singapore 349276 +65 67443356 Fax: +65 67441764

Japan

NIPPON IDT KK Sanbancho Tokyu, Bld. 7F, 8-1 Sanbancho Chiyoda-ku, Tokyo 102-0075 +81 3 3221 9822 Fax: +81 3 3221 9824

Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 37885 idteurope@idt.com



© 2008 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.