## 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER

## ICS853054

DATA SHEET

## **GENERAL DESCRIPTION**

HiPerClockS™

The ICS853054 is an 4:1 Differential-to-3.3V or 2.5V LVPECL/ECL Clock Multiplexer which can operate up to 2.5GHz and is a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS853054 has 4

selectable differential clock inputs. The PCLKx, nPCLKx input pairs can accept LVPECL, LVDS, CML or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL1 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 00 selects PCLK0, nPCLK0).

### **F**EATURES

- High speed 4:1 differential multiplexer
- One differential 3.3V or 2.5V LVPECL output
- Four selectable differential PCLK, nPCLK inputs
- PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- Maximum output frequency: 3.2GHz
- Translates any single ended input signal to LVPECL levels with resistor bias on nPCLKx input
- Part-to-part skew: TBD
- Propagation delay: 465ps (typical)
- Additive phase jitter, RMS: 0.238ps (typical)
- LVPECL mode operating voltage supply range:  $V_{cc} = 2.375V$  to 3.465V,  $V_{ee} = 0V$
- ECL mode operating voltage supply range:  $V_{cc} = 0V, V_{ee} = -3.465V$  to -2.375V
- · -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

## **BLOCK DIAGRAM**



## **PIN ASSIGNMENT**



The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

#### TABLE 1. PIN DESCRIPTIONS

Number	Name		Туре	Description
1	PCLK0	Input	Pulldown	Non-inverting differential LVPECL clock input.
2	nPCLK0	Input	Pullup/Pulldown	Inverting differential LVPECL clock input. $V_{cc}/2$ default when left floating.
3	PCLK1	Input	Pulldown	Non-inverting differential LVPECL clock input.
4	nPCLK1	Input	Pullup/Pulldown	Inverting differential LVPECL clock input. $V_{cc}/2$ default when left floating.
5, 16	V <sub>cc</sub>	Power		Positive supply pins.
6, 7	SEL0, SEL1	Input	Pulldown	Clock select input pins. LVCMOS/LVTTL interface levels.
8, 13	V <sub>EE</sub>	Power		Negative supply pin.
9	PCLK2	Input	Pulldown	Non-inverting differential LVPECL clock input.
10	nPCLK2	Input	Pullup/Pulldown	Inverting differential LVPECL clock input. $V_{cc}/2$ default when left floating.
11	PCLK3	Input	Pulldown	Non-inverting differential LVPECL clock input.
12	nPCLK3	Input	Pullup/Pulldown	Inverting differential LVPECL clock input. $V_{cc}/2$ default when left floating.
14, 15	nQ, Q	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			75		kΩ
R <sub>VDD/2</sub>	Pullup/Pulldown Resistosr			50		kΩ

#### TABLE 3. CLOCK INPUT FUNCTION TABLE

Inp	uts	Outputs
SEL1	SEL0	Q/nQ
0	0	PCLK0/nPCLK0
0	1	PCLK1/nPCLK1
1	0	PCLK2/nPCLK2
1	1	PCLK3/nPCLK3

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, $V_{cc}$	4.6V (LVPECL mode, $V_{EE} = 0$ )	NOTE: Stresses beyond those listed under Absolute
Negative Supply Voltage, $V_{EE}$	-4.6V (ECL mode, $V_{cc} = 0$ )	Maximum Ratings may cause permanent damage
Inputs, V <sub>1</sub> (LVPECL mode)	-0.5V to $V_{cc}$ + 0.5V	to the device. These ratings are stress specifi-
Inputs, V, (ECL mode)	0.5V to V <sub>EE</sub> - 0.5V	cations only. Functional operation of product at
Outputs, I <sub>o</sub>		these conditions or any conditions beyond those
Continuous Current	50mA	listed in the DC Characteristics or AC Character-
Surge Current	100mA	istics is not implied. Exposure to absolute maxi-
Operating Temperature Range, TA	-40°C to +85°C	mum rating conditions for extended periods may
Storage Temperature, $T_{STG}$	-65°C to 150°C	affect product reliability.
Package Thermal Impedance, $\theta_{JA}$ (Junction-to-Ambient)	89°C/W (0 lfpm)	

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Positive Supply Voltage		2.375	3.3	3.465	V
I <sub>cc</sub>	Power Supply Current			61		mA

## TABLE 4A. Power Supply DC Characteristics, $V_{\rm CC}$ = 2.375 to 3.465V; $V_{\rm EE}$ = 0V

#### TABLE 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC}$ = 2.375 to 3.465V; $V_{EE}$ = 0V

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{\rm CC} = 3.3 V$	2		V <sub>cc</sub> + 0.3	V
V <sub>IH</sub>	Input High voltage		$V_{cc} = 2.5V$	1.7		V <sub>cc</sub> + 0.3	V
V	Input Low Voltage		$V_{\rm CC} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage		$V_{cc} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	SEL0, SEL1	$V_{cc} = V_{IN} = 3.465V,$ $V_{cc} = V_{IN} = 2.625V$			150	μA
I	Input Low Current	SEL0, SEL1	$V_{CC} = 3.465V, V_{IN} = 0V,$ $V_{CC} = 2.625V, V_{IN} = 0V$	-150			μA

TABLE 4C. LVPECL DC CHARACTERISTICS, V\_{CC} = 2.375 to 3.465V; V\_{EE} = 0V

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	PCLK0:PCLK3 nPCLK0:nPCLK3	$V_{\rm CC} = V_{\rm IN} = 3.465 V$			150	μA
	Input Low Current	PCLK0:PCLK3	$V_{\rm CC} = 3.465 V, V_{\rm IN} = 0 V$	-10			μA
' <sub>IL</sub>	Input Low Current	nPCLK0:nPCLK3	$V_{\rm CC} = 3.465 V, V_{\rm IN} = 0 V$	-150			μA
V <sub>PP</sub>	Peak-to-Peak Input	Voltage		0.15			V
V <sub>CMR</sub>	Common Mode Inpu NOTE 1, 2	ut Voltage;		1.2		3.3	V
V <sub>OH</sub>	Output High Voltage	e Voltage; NOTE 3			V <sub>cc</sub> - 1.005		V
V <sub>OL</sub>	Output Low Voltage	; NOTE 3			V <sub>cc</sub> - 1.78		V
V <sub>SWING</sub>	Peak-to-Peak Outpu	It Voltage Swing			0.8		V

NOTE 1: Common mode voltage is defined as  $V_{H}$ . NOTE 2: For single ended applications, the maximum input voltage for PCLKx, nPCLKx is  $V_{cc}$  + 0.3V.

NOTE 3: Outputs terminated with 50  $\Omega$  to V  $_{\rm CC}$  - 2V.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High V	oltage; NOTE 1			-1.005		V
V <sub>ol</sub>	Output Low Vo	oltage; NOTE 1			-1.78		V
V <sub>IH</sub>	Input High Vol	tage		-1.225		-0.94	V
V <sub>IL</sub>	Input Low Volt	age		-1.87		-1.535	V
V <sub>PP</sub>	Peak-to-Peak	Input Voltage			800		mV
V <sub>CMR</sub>	Input High Vol Common Mod	tage le Range; NOTE 2, 3		V <sub>EE</sub> + 1.2		0	V
I <sub>IH</sub>	Input High Current	PCLK0:PCLK3 nPCLK0:nPCLK3				150	μA
	Input Low	PCLK0:PCLK3		-10			μA
I <sub>IL</sub>	Current	nPCLK0:nPCLK3		-150			μA

#### **TABLE 4D. ECL DC CHARACTERISTICS,** $V_{cc} = 0V$ ; $V_{FE} = -3.465V$ to -2.375V

NOTE 1: Outputs terminated with 50  $\Omega$  to V  $_{cc}$  - 2V.

NOTE 2: Common mode voltage is defined as  $V_{\mu}$ .

NOTE 3: For single-ended applications, the maximum input voltage for PCLKx, nPCLKx is  $V_{cc}$  + 0.3V.

#### **TABLE 5. AC CHARACTERISTICS,** $V_{cc} = 0V$ ; $V_{ee} = -3.465V$ to -2.375V or $V_{cc} = 2.375$ to 3.465V; $V_{ee} = 0V$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				3.2	GHz
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	155.52MHz, 12kHz - 20MHz		0.238		ps
t <sub>PD</sub>	Propagation Delay; NOTE 1			465		ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 2, 3			TBD		ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		200		ps
MUX	MUX Isolation	V <sub>IN</sub> 1.6V to 2.4V, 155.52MHz		-55		dB

All parameters measured up to 1.3GHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured

at the differential cross points.

NOTE 3: This parameter is defined according with JEDEC Standard 65.

Downloaded from Elcodis.com electronic components distributor

## **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



OFFSET FROM CARRIER FREQUENCY (Hz)

As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The de-

vice meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.

## **PARAMETER MEASUREMENT INFORMATION**



## **APPLICATION** INFORMATION

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

*Figure 1* shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{cc}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{cc}$ = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



#### **RECOMMENDATIONS FOR UNUSED INPUT PINS**

#### **INPUTS:**

#### PCLK/nPCLK INPUT:

For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resister can be tied from PCLK to ground.

#### SELECT PINS:

All select pins have internal pull-ups and pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resister can be used.

#### LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 2A to 2E* show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces sug-



FIGURE 2A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A CML DRIVER



FIGURE 2C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER



FIGURE 2E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE

gested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



FIGURE 2B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY AN SSTL IN DRIVER



FIGURE 2D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER

#### **TERMINATION FOR 3.3V LVPECL OUTPUTS**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to



FIGURE 3A. LVPECL OUTPUT TERMINATION

drive 50 $\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



FIGURE 3B. LVPECL OUTPUT TERMINATION

#### **TERMINATION FOR 2.5V LVPECL OUTPUT**

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>cc</sub> - 2V. For V<sub>cc</sub> = 2.5V, the V<sub>cc</sub> - 2V is very



FIGURE 4A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE



FIGURE 4C. 2.5V LVPECL TERMINATION EXAMPLE

close to ground level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.



FIGURE 4B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE

Downloaded from Elcodis.com electronic components distributor

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS853054. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS853054 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V \pm 5\% = 3.465V$ , which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 61mA = 211.37mW
- Power (outputs)<sub>MAX</sub> = 27.83mW/Loaded Output pair

Total Power  $_{MAX}$  (3.465V, with all outputs switching) = 211.37mW + 27.83mW = 239.2mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS<sup>™</sup> devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{JA} * Pd_{total} + T_{A}$ 

Tj = Junction Temperature

 $\theta_{JA}$  = junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$  Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 meters per second and a multi-layer board, the appropriate value is 81.8°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.239W * 81.8^{\circ}C/W = 104.6^{\circ}C$ . This is well below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### TABLE 6. THERMAL RESISTANCE $\theta_{JA}$ FOR 16-PIN TSSOP FORCED CONVECTION

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	137.1°C/W	118.2°C/W	106.8°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	89.0°C/W	81.8°C/W	78.1°C/W

IDT™/ ICS™ 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V  $_{cc}$  - 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 1.005V$  $(V_{CC\_MAX} - V_{OH\_MAX}) = 1.005$
- For logic low,  $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.78V$ 
  - $(V_{CC_{MAX}} V_{OL_{MAX}}) = 1.78V$

Pd\_H is power dissipation when the output drives high. Pd\_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - 1.005V)/50\Omega] * 1.005V = 20mW$ 

 $Pd_{L} = [(V_{OL_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.78V)/50\Omega] * 1.78V =$ **7.83mW** 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 27.83mW

TSD

12

## **R**ELIABILITY INFORMATION

## Table 7. $\boldsymbol{\theta}_{\text{JA}} \text{vs.}$ Air Flow Table for 16 Lead TSSOP

θ <sub>JA</sub> by Velocity (Li	near Feet per M	inute)	
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	137.1°C/W	118.2°C/W	106.8°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	89.0°C/W	81.8°C/W	78.1°C/W
NOTE: Most modern PCB designs use multi-layered b	ooards. The data in tl	ne second row perf	tains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS853054 is: 326

#### PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP



TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWBUL	Minimum	Maximum
Ν	1	6
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	4.90	5.10
Е	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

IDT™/ ICS™ 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS853054AG	853054AG	16 Lead TSSOP	tube	-40°C to 85°C
ICS853054AGT	853054AG	16 Lead TSSOP	2500 tape & reel	-40°C to 85°C
ICS853054AGLF	853054AL	16 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS853054AGLFT	853054AL	16 Lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

ICS853054

## Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

#### For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

Corporate Headquarters Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

For Tech Support

clockhelp@idt.com

408-284-8200

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA