# 

## DIFFERENTIAL-TO-3.3V, 2.5V LVPECL BUFFER/ DIVIDER W/INTERNAL TERMINATION

## ICS889871

## **GENERAL DESCRIPTION**



The ICS889871 is a high speed Differential-to-3.3V, 2.5V LVPECL Buffer/Divider w/Internal Termination and is a member of the HiPerClockS™ family of high performance clock solutions from IDT. The ICS889871 has a selectable ÷2, ÷4,

÷8, ÷16 output dividers. The clock input has internal termination resistors, allowing it to interface with several differential signal types while minimizing the number of required external components. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.

## **F**EATURES

- Three LVPECL outputs
- Frequency divide select options: ÷2, ÷4, ÷8, ÷16
- IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML
- Output frequency: 2GHz (typical)
- Additive phase jitter, RMS: 0.26ps (typical)
- Output skew: 7ps (typical), QB outputs
- Part-to-part skew: 250ps (maximum)
- Propagation Delay: 535ps (typical), QA/nQA outputs
- Supply voltage range: (LVPECL), 2.375V to 3.465V Supply voltage range: (ECL), -3.465V to -2.375V
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) compliant packages

## BLOCK DIAGRAM



## **PIN ASSIGNMENT**



ICS889871 16-Lead VFQFN 3mm x 3mm x 0.95 package body K Package Top View

1

#### TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	уре	Description
1, 2	QB0, nQB0	Output		Differential output pair. LVPECL / ECL interface levels.
3, 4	QB1, nQB1	Output		Differential output pair. LVPECL / ECL interface levels.
5, 6	QA, nQA	Output		Differential output pair. LVPECL / ECL interface levels.
7, 14	V <sub>cc</sub>	Power		Positive supply pins.
8	nRESET	Input	Pullup	Synchronizing enable/disable pin. When LOW, resets the divider. When HIGH, unconnected. Input threshold is $V_{cc}/2V$ . Includes a 37k $\Omega$ pull-up resistor. See Table 3A. LVTTL / LVCMOS interface levels.
9	nIN	Input		Inverting differential clock input. 50 $\Omega$ internal input termination to V
10	$V_{REF_AC}$	Output		Reference voltage for AC-coupled applications.
11	V <sub>T</sub>	Input		Termination input.
12	IN	Input		Non-inverting differential clock input. 50 $\Omega$ internal input termination to V $_{\! T}$
13	V <sub>EE</sub>	Power		Negative supply pin.
15, 16	S1, S0	Input	Pullup	Output divider select pins. See Table 3B. LVCMOS/LVTTL interface levels.

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLUP</sub>	Input Pullup Resistor			37		kΩ

#### TABLE 3A. CONTROL INPUT FUNCTION TABLE

Input	Outputs			
nRESET	QB0, QB1	nQB0, nQB1		
0	Disabled; LOW	Disabled; HIGH		
1	Enabled	Enabled		

NOTE: After nRESET switches, the clock outputs are disabled or enabled following a falling input clock edge as shown in *Figure 1.* 





3

#### TABLE 3B. TRUTH TABLE

Inputs			Outputs		
nRESET	S1	S0	Bank A	Bank B	
1	0	0	Input Clock	Input Clock ÷2	
1	0	1	Input Clock	Input Clock ÷4	
1	1	0	Input Clock	Input Clock ÷8	
1	1	1	Input Clock	Input Clock ÷16	
0	Х	Х	Input Clock	QB = LOW, nQB = HIGH	

Supply Voltage, V <sub>cc</sub>	-0.5V to +4.0V
Inputs, V <sub>I</sub>	-0.5V to V <sub>cc</sub> + 0.5 V
Outputs, I <sub>o</sub> Continuous Current Surge Current	50mA 100mA
Input Current IN, nIN	±50mA
$V_{\tau}$ Current, $I_{v\tau}$	±100mA
$V_{REF_{AC}}$ Sink/Source, $I_{VREF_{AC}}$	± 0.5mA
Operating Temperature Range, TA	-40°C to +85°C
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C
Package Thermal Impedance, $\boldsymbol{\theta}_{_{JA}}$ (Junction-to-Ambient)	51.5°C/W (0 lfpm)

#### Absolute Maximum Ratings

**NOTE:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Positive Supply Voltage			2.375	3.3	3.63	V
I <sub>EE</sub>	Power Supply Current					60	mA
R <sub>IN</sub>	Differential Input Resistance	(IN, nIN)		40	50	60	Ω
V <sub>IH</sub>	Input High Voltage	(IN, nIN)		1.2		V <sub>cc</sub>	V
V	Input Low Voltage	(IN, nIN)		0		V <sub>cc</sub> - 0.15	V
V <sub>IN</sub>	Input Voltage Swing			0.15		2.8	V
	Differential Input Voltage Swir	ıg		0.3			V
I	Input Current	(IN, nIN)				45	mA
$V_{\text{REF}_{AC}}$	Bias Voltage				V <sub>cc</sub> - 1.35		V

TABLE 4B. LVCMOS/LVTTL DC Characteristics,  $V_{cc} = 3.3V \pm 10\%$  or  $2.5V \pm 5\%$ ; Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	$V_{cc} = 3.3V$	2		V <sub>cc</sub> + 0.3	V
V <sub>IH</sub>	input riigit voitage	$V_{cc} = 2.5V$	1.7		V <sub>cc</sub> + 0.3	V
V	Input Low Voltage	$V_{cc} = 3.3V$	0		0.8	V
v <sub>IL</sub>	Input Low Voltage	$V_{cc} = 2.5V$	0		0.7	V
I <sub>IH</sub>	Input High Current	$V_{\rm CC} = V_{\rm IN} = 3.63 V \text{ or } 2.625 V$	-125		20	μA
I	Input Low Current	$V_{\rm CC} = 3.63 V \text{ or } 2.625 V, V_{\rm IN} = 0 V$	-150			μA

4

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.125	V <sub>cc</sub> - 1.005	V <sub>cc</sub> - 0.935	mV
V <sub>ol</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 1.895	V <sub>cc</sub> - 1.78	V <sub>cc</sub> - 1.67	mV
V <sub>OUT</sub>	Output Voltage Swing		0.6		1.0	mV
V <sub>DIFF_OUT</sub>	Differential Output Voltage Swing		1.2		2.0	V

#### TABLE 4C. LVPECL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 10\%$ or $2.5V \pm 5\%$ ; Ta = -40°C to 85°C

Input and output parameters vary 1:1 with V  $_{\rm CC}$  V  $_{\rm EE}$  can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 $\Omega$  to V  $_{\rm CC}$  - 2V.

#### **TABLE 5. AC CHARACTERISTICS,** $V_{cc} = 3.3V \pm 10\%$ or $2.5V \pm 5\%$ ; TA = -40°C to 85°C

Symbol	Parameter		Condition	Minimum	Typical	Maximum	Units
£	Maximum Output Frequency		Output Swing ≥ 450mV		2.0		GHz
f <sub>MAX</sub>	Maximum Input Frequency		÷2, ÷4, ÷8, ÷16		2.5		GHz
1	Propagation Delay,	QA/nQA		300	535	800	ps
l <sub>PD</sub>	(Differential); NOTE 1	QB/nQB		450	700	975	ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 3	QB0-to-QB1			7	21	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 5					250	ps
t <i>jit</i>	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section		155.25MHz, Integration Range: 12kHz-20MHz		0.26		ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time		20% - 80%	100		380	ps
t <sub>s</sub> /t <sub>H</sub>	Clock Enable Setup/Hold Time	nRESET to IN/nIN		300			ps
	Outrast Data Outla	QA/nQA		48		52	%
odc	Output Duty Cycle	QB/nQB		47		53	%

5

All parameters characterized at  $\leq$  1GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

## **PARAMETER MEASUREMENT INFORMATION**



IDT<sup>™</sup>/ ICS<sup>™</sup> LVPECL BUFFER/DIVIDER W/INTERNAL TERMINATION



## **APPLICATION** INFORMATION

## RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

## INPUTS:

#### SELECT PINS:

All select pins have internal pull-ups and pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resister can be used.

#### **O**UTPUTS:

#### LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### 3.3V LVPECL INPUT WITH BUILT-IN 50 $\Omega$ Terminations Interface

The IN /nIN with built-in 50 $\Omega$  terminations accepts LVDS, LVPECL, LVHSTL, CML, SSTL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figures 2A to 2E* show interface examples for the HiPerClockS IN/nIN input with built-in 50 $\Omega$  terminations driven by the most common











Figure 2E. HiPerClockS IN/nIN Input with Built-in  $50\Omega$  Driven by an SSTL Driver

IDT<sup>™</sup> / ICS<sup>™</sup> LVPECL BUFFER/DIVIDER W/INTERNAL TERMINATION

8

driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



FIGURE 2B. HIPERCLOCKS IN/nIN INPUT WITH BUILT-IN  $50\Omega$  Driven by an LVPECL Driver



Figure 2D. HiPerClockS IN/nIN Input with Built-in  $50\Omega$  Driven by a CML Driver with Built-In  $50\Omega$  Pullup

#### 2.5V LVPECL INPUT WITH BUILT-IN 50 $\Omega$ Terminations Interface

The IN /nIN with built-in 50 $\Omega$  terminations accepts LVDS, LVPECL, LVHSTL, CML, SSTL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements *Figures 3A to 3E* show interface examples for the HiPerClockS IN/nIN input with built-in 50 $\Omega$  terminations driven by the most



Figure 3A. HiPerClockS IN/nIN Input with Built-in  $50\Omega$  Driven by an LVDS Driver



Figure 3C. HiPerClockS IN/nIN Input with Built-in  $50\Omega$  Driven by an Open Collector CML Driver



Figure 3E. HiPerClockS IN/nIN Input with Built-in  $50\Omega$  Driven by an SSTL Driver

common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



FIGURE 3B. HIPERCLOCKS IN/nIN INPUT WITH BUILT-IN  $50\Omega$  Driven by an LVPECL Driver



Figure 3D. HIPerClockS IN/nIN Input with Built-in  $50\Omega$  Driven by a CML Driver with Built-In  $50\Omega$  Pullup

9

#### **TERMINATION FOR 3.3V LVPECL OUTPUTS**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 



FIGURE 4A. LVPECL OUTPUT TERMINATION

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



FIGURE 4B. LVPECL OUTPUT TERMINATION

#### **TERMINATION FOR 2.5V LVPECL OUTPUT**

*Figure 5A* and *Figure 5B* show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>cc</sub> - 2V. For V<sub>cc</sub> = 2.5V, the V<sub>cc</sub> - 2V is very close to ground



FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE



FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.



FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS889871. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS889871 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V \pm 10\% = 3.63V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.63V \* 55mA = **199.65mW**
- Power (outputs)<sub>MAX</sub> = 30.94mW/Loaded Output pair
  If all outputs are loaded, the total power is 3 \* 30.94mW = 92.82mW

Total Power  $_{Max}$  (3.465V, with all outputs switching) = 199.65mW + 92.82mW = 292.47mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS<sup>™</sup> devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{JA} * Pd\_total + T_A$ Tj = Junction Temperature  $\theta_{JA}$  = junction-to-Ambient Thermal Resistance Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above) T\_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 0 linear feet per minute and a multi-layer board, the appropriate value is 51.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.293W * 51.5^{\circ}C/W = 100.1^{\circ}C$ . This is well below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### TABLE 6. THERMAL RESISTANCE $\theta_{14}$ FOR 16-PIN VFQFN FORCED CONVECTION

$\theta_{JA}$ by Velocity (Linear Feet per Minute)			
	0		
Multi-Layer PCB, JEDEC Standard Test Boards	51.5°C/W		

**IDT<sup>™</sup> / ICS<sup>™</sup> LVPECL BUFFER/DIVIDER W/INTERNAL TERMINATION** 12

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.



FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V - 2V.

- CC
  - For logic high,  $V_{OUT} = V_{OH_{MAX}} = V_{CC_{MAX}} 0.935V$

$$(V_{CC_{MAX}} - V_{OH_{MAX}}) = 0.935V$$

• For logic low, V<sub>OUT</sub> = V<sub>OL MAX</sub> = V<sub>CC MAX</sub> - 1.67V

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.67V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{oH_{MAX}} - (V_{oC_{MAX}} - 2V))/R_{L}] * (V_{oC_{MAX}} - V_{oH_{MAX}}) = [(2V - (V_{oC_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{oC_{MAX}} - V_{OH_{MAX}}) = [(2V - 0.935V)/50\Omega] * 0.935V = 19.92mW$ 

 $\begin{aligned} \mathsf{Pd}_{\mathsf{L}} &= [(\mathsf{V}_{_{\mathsf{OL}_{\mathsf{MAX}}}} - (\mathsf{V}_{_{\mathsf{CC}_{\mathsf{MAX}}}} - 2\mathsf{V}))/\mathsf{R}_{_{\mathsf{L}}}] * (\mathsf{V}_{_{\mathsf{CC}_{\mathsf{MAX}}}} - \mathsf{V}_{_{\mathsf{OL}_{\mathsf{MAX}}}}) = [(2\mathsf{V} - (\mathsf{V}_{_{\mathsf{CC}_{\mathsf{MAX}}}} - \mathsf{V}_{_{\mathsf{OL}_{\mathsf{MAX}}}}))/\mathsf{R}_{_{\mathsf{L}}}] * (\mathsf{V}_{_{\mathsf{CC}_{\mathsf{MAX}}}} - \mathsf{V}_{_{\mathsf{OL}_{\mathsf{MAX}}}}) = [(2\mathsf{V} - 1.67\mathsf{V})/50\Omega] * 1.67\mathsf{V} = 11.2\mathsf{mW}\end{aligned}$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **30.94mW** 

## **R**ELIABILITY INFORMATION

## TABLE 7. $\boldsymbol{\theta}_{_{J\!A}} \text{vs.}$ Air Flow Table for 16 Lead VFQFN

## $\boldsymbol{\theta}_{_{JA}}$ vs. 0 Air Flow (Linear Feet per Minute)

Multi-Layer PCB, JEDEC Standard Test Boards 51.5°C/W

**TRANSISTOR COUNT** The transistor count for ICS889871 is: 429 Pin compatible with SY89871U PACKAGE OUTLINE - K SUFFIX FOR 16 LEAD VFQFN



JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
SYMBOL MINIMUM MAXIMUM						
N	16					
А	0.80	1.0				
A1	0	0.05				
A3	0.25 Reference					
b	0.18	0.30				
е	0.50 E	BASIC				
N <sub>D</sub>	2	ļ				
N <sub>E</sub>	2	Ļ				
D	3.	0				
D2	0.25	1.25				
Е	3.0					
E2	0.25	1.25				
L	0.30	0.50				

#### TABLE 8. PACKAGE DIMENSIONS

Reference Document: JEDEC Publication 95, MO-220

**IDT**<sup>™</sup> / **ICS**<sup>™</sup> LVPECL BUFFER/DIVIDER W/INTERNAL TERMINATION 15

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS889871AK	871A	16 Lead VFQFN	tube	-40°C to 85°C
ICS889871AKT	871A	16 Lead VFQFN	2500 tape & reel	-40°C to 85°C
ICS889871AKLF	71AL	16 Lead "Lead-Free" VFQFN	tube	-40°C to 85°C
ICS889871AKLFT	71AL	16 Lead "Lead-Free" VFQFN	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

**IDT<sup>™</sup> / ICS<sup>™</sup>** LVPECL BUFFER/DIVIDER W/INTERNAL TERMINATION 16

### Innovate with IDT and accelerate your future networks. Contact:

## www.IDT.com

#### For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA