

The MPC9817 is a PLL-based clock generator specifically designed for Freescale Semiconductor Microprocessor and Microcontroller applications including the PowerPC and PowerQUICC. This device generates the microprocessor input clock and other microprocessor system and bus clocks at any one of four output frequencies. These frequencies include the popular 33- and 66-MHz PCI bus frequencies. The device offers five low-skew clock outputs plus three reference outputs. The clock input reference is 25 MHz and may be derived from an external source or by the addition of a 25-MHz crystal to the on-chip crystal oscillator. The extended temperature range of the MPC9817 supports telecommunication and networking requirements.

Features


- 5 LVCMOS Outputs for Processor and Other System Circuitry
- 3 Buffered 25-MHz Reference Clock Outputs
- Crystal Oscillator or External Reference Input
- 25-MHz Input Reference Frequency
- Selectable Output Frequencies Include: 25, 33, 50, or 66 MHz
- Low Cycle-to-Cycle and Period Jitter
- Package: 20-Lead SSOP
- 3.3-V Supply
- Supports Computing, Networking, and Telecommunications Applications
- Ambient Temperature Range: -40°C to $+85^{\circ}\text{C}$

Functional Description


The MPC9817 uses a PLL with a 25-MHz input reference frequency to generate a single bank of five configurable LVCMOS output clocks. The output frequency of this bank is configurable to either 25, 33, 50, or 66 MHz by two FSEL pins. The 25-MHz reference may be either an external frequency source or a 25-MHz crystal. The 25-MHz crystal is directly connected to the XTAL_IN and XTAL_OUT pins with no additional components required. An external reference may be applied to the XTAL_IN pin with the XTAL_OUT pin left floating. The input reference, whether provided by a crystal or an external input, is also directly buffered to a second bank of three LVCMOS outputs. These outputs may be used as the clock source for processor I/O applications such as an Ethernet PHY. When FSEL0 and FSEL1 are both configured low, the QA outputs are directly fed from the input reference providing a total of eight low-skew 25-MHz outputs. For all other combinations of FSEL0 and FSEL1 the single-ended LVCMOS outputs provide five low-skew outputs for use in driving a microprocessor or microcontroller clock input as well as other system components.

The MPC9817 is packaged in a 20-lead SSOP package.

MICROPROCESSOR CLOCK GENERATOR



**SD SUFFIX
20 SSOP PACKAGE
CASE 1461-01**



**EN SUFFIX
20 SSOP PACKAGE
Pb-FREE PACKAGE
CASE 1461-01**




Figure 1. MPC9817 Logic Diagram

Table 1. Pin Configurations

Pin	I/O	Type	Function
QA0, QA1, QA2, QA3, QA4	Output	LVC MOS	Clock Outputs
QREF0, QREF1, QREF2	Output	LVC MOS	Reference Output (25 MHz)
XTAL_IN	Input	LVC MOS	Crystal Oscillator Input Pin
XTAL_OUT	Output	LVC MOS	Crystal Oscillator Output Pin
FSEL0, FSEL1	Input	LVC MOS	Configures Bank A Clock Output Frequency (pull-up)
MR/OE	Input	LVC MOS	Enables All Outputs (pull-down)
V _{DD}	—	—	3.3-V Supply
GND	—	—	Ground

Table 2. Function Table

Control	Default	00	01	10	11
FSEL0,FSEL1	11	25 MHz fed directly from reference input, PLL disabled	33 MHz	50 MHz	66 MHz




Figure 2. MPC9817 20-Lead SSOP Package Pinout (Top View)

MPC9817 OPERATION

Crystal Oscillator

The MPC9817 features a fully integrated Pierce oscillator to minimize system implementation costs. Other than the addition of a 25-MHz crystal, no external components are required. The crystal selection should be: 25 MHz, parallel resonant type with a load specification of $C_L = 10\text{ pF}$. Crystals with a load specification of $C_L = 20\text{ pF}$ may be used, however, the reference frequency may be higher than the specified 25 MHz. Externally supplied capacitors on both the XTAL_IN and XTAL_OUT pins may be used to trim the frequency as desired.

The crystal should be located as close to the MPC9817 XTAL_IN and XTAL_OUT pins as possible to avoid any board level parasitic.

Table 3. Crystal Specifications

Parameter	Value
Crystal Cut	Fundamental AT Cut
Resonance	Parallel Resonance
Shunt Capacitance (C_L)	5–7 pF
Load Capacitance (C_O)	10 pF
Equivalent Series Resistance (ESR)	20–60 Ω

Power Supply Bypassing

The MPC9817 should have all VDD pins bypassed with 0.01 capacitors and a minimum of one 1.0 capacitor for the overall package. All capacitors should be located as close to the SSOP pins as possible.

External Clock Source

An external reference source of 25 MHz may be applied to the XTAL_IN pin. In this mode of operation, the XTAL_OUT pin should be left floating.

Table 4. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristics	Min	Max	Unit
V_{DD}	Supply Voltage	-0.3	3.8	V
I_{IN}	DC Input Current	—	±20	mA
I_{OUT}	DC Output Current	—	±75	mA
T_S	Storage Temperature	-65	125	°C

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 5. General Specifications

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V_{TT}	Output Termination Voltage	—	$V_{DD} \div 2$	—	V	—
MM	ESD Protection (machine model)	200	—	—	V	—
HBM	ESD Protection (human body model)	2000	—	—	V	—
LU	Latch-Up Immunity	200	—	—	mA	—
C_{IN}	Input Capacitance	—	4	—	pF	Inputs
θ_{JA}	Thermal Resistance (junction-to-ambient)	—	80.8	—	°C/W	—
T_C	Ambient Temperature	-40	—	85	°C	—

Table 6. DC Characteristics ($V_{DD} = 3.3 \text{ V} \pm 5\%$, $T_A = -40^\circ \text{ to } +85^\circ \text{C}$)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V_{IH}	Input High Voltage (XTAL_IN)	2.4	—	$V_{DD} + 0.3$	V	Input threshold = $V_{DD}/2$
V_{IH}	Input High Voltage	2.0	—	$V_{DD} + 0.3$	V	—
V_{IL}	Input Low Voltage	—	—	0.8	V	LVC MOS
I_{IN}	Input Current ⁽¹⁾	—	—	150	μA	$V_{IN} = V_{DDL}$ or GND
V_{OH}	Output High Voltage	2.4	—	—	V	$I_{OH} = -12 \text{ mA}$
V_{OL}	Output Low Voltage	—	—	0.4	V	$I_{OL} = 12 \text{ mA}$
Z_{OUT}	Output Impedance	—	14	—	Ω	—
I_{DD}	Maximum Quiescent Supply Current	—	8.0	15.0	mA	V_{DD} pins

1. Inputs have pull-down resistors affecting the input current.

Table 7. AC Characteristics^{(1) (2)} ($V_{DD} = 3.3 \text{ V} \pm 5\%$, $T_A = -40^\circ \text{ to } +85^\circ \text{C}$)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
Input and Output Timing Specification						
f_{ref}	Input Reference Frequency 25 MHz Input XTAL Input	—	25 25	—	MHz MHz	—
f_{VCO}	VCO Frequency Range	—	400	—	MHz	—
f_{MCX}	Output Frequency (QAx) FSEL0, FSEL1 = 00 FSEL0, FSEL1 = 01 FSEL0, FSEL1 = 10 FSEL0, FSEL1 = 11 Output Frequency (QREFx)	—	25 33 50 66 25	—	MHz MHz MHz MHz MHz	PLL locked
f_{refPW}	Reference Input Pulse Width	10	—	—	ns	@ 25 MHz
DC	Output Duty Cycle	47.5	50	52.5	%	—
f_{out}	Output Frequency Accuracy Crystal ⁽³⁾ External Reference	—	—	100 0	ppm ppm	With recommended crystal see Table 3
PLL Specifications						
BW	PLL Closed Loop Bandwidth ⁽⁴⁾	—	500	—	kHz	—
t_{LOCK}	Maximum PLL Lock Time	—	—	10	ms	—
Skew and Jitter Specifications						
$t_{sk(O)}$	Output-to-Output Skew (within a bank)	—	—	100	ps	—
$t_{sk(O)}$	Output-to-Output Skew (between bank A and bank Ref)	—	—	200	—	FSEL0, FSEL1 = 00
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter	—	—	150	ps	@ 25 MHz Input Reference Q _A output
$t_{JIT(PER)}$	Period Jitter	—	—	100	ps	@ 25 MHz Input Reference Q _A output
t_r, t_f	Output Rise/Fall Time	—	—	1	ns	20% to 80%

1. AC characteristics are design targets and pending characterization.
2. AC characteristics apply for parallel output termination of 50Ω to V_{TT} .
3. Based upon recommended crystal specifications as outlined in [MPC9817 Operation](#).
4. -3 dB point of PLL transfer characteristics.



**Figure 3. MPC9817 AC Test Reference (LVCMOS Outputs)**

Table 8. MPC9817 Pin List

Pin	Description
1	XTAL_IN
2	XTAL_OUT
3	FSEL0
4	V _{DD}
5	FSEL1
6	QREF2
7	GND
8	QREF1
9	QREF0
10	V _{DD}


Pin	Description
11	GND
12	MR/ $\overline{\text{OE}}$
13	QA0
14	V _{DD}
15	QA1
16	QA2
17	GND
18	QA3
19	QA4
20	V _{DD}

PACKAGE DIMENSIONS



NOTES:

1. DIMENSIONS ARE IN INCHES.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
3. DATUM PLANE H LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
4. DATUM A, B AND D TO BE DETERMINED WHERE CENTERLINE BETWEEN LEADS EXITS PLASTIC BODY AT DATUM PLANE H.
5. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, BUT DO INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006 INCHES FOR ENDS AND .008 INCHES FOR SIDES.
6. THIS DIMENSION IS LENGTH OF TERMINAL FOR SOLDERING A SUBSTRATE.
7. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004 INCHES AT SEATING PLANE.
8. THIS DIMENSION IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



**CASE 1461-02
ISSUE O
20 SSOP PACKAGE**



www.IDT.com

6024 Silver Creek Valley Road
San Jose, California 95138

Sales

800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775
www.IDT.com/go/contactIDT

Technical Support

netcom@idt.com
+480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2009. All rights reserved.