# 

# **Clock Generator for PowerQUICC III**

### **MPC9850**

DATA SHEET

The MPC9850 is a PLL based clock generator specifically designed for Freescale Microprocessor and Microcontroller applications including the PowerQUICC III. This device generates a microprocessor input clock plus the 500 MHz Rapid I/O clock. The microprocessor clock is selectable in output frequency to any of the commonly used microprocessor input and bus frequencies. The Rapid I/O outputs are LVDS compatible. The device offers eight low skew clock outputs organized into two output banks, each configurable to support different clock frequencies. The extended temperature range of the MPC9850 supports telecommunication and networking requirements.

#### Features

- · 8 LVCMOS outputs for processor and other circuitry
- 2 differential LVDS outputs for Rapid I/O interface
- Crystal oscillator or external reference input
- 25 or 33 MHz Input reference frequency
- Selectable output frequencies include = 200, 166, 133,125, 111, 100, 83, 66, 50, 33 or 16 MHz
- Buffered reference clock output
- Rapid I/O (LVDS) Output = 500, 250 or 125 MHz
- · Low cycle-to-cycle and period jitter
- 100-lead PBGA package
- 100-lead Pb-free Package Available
- 3.3V supply with 3.3V or 2.5V output LVCMOS drive
- · Supports computing, networking, telecommunications applications
- Ambient temperature range –40°C to +85°C

#### **Functional Description**

The MPC9850 uses either a 25 or 33 MHz reference frequency to generate 8 LVCMOS output clocks, of which, the frequency is selectable from 16 MHz to 200 MHz. The reference is applied to the input of a PLL and multiplied to 2 GHz. Output dividers, divide this frequency by 10, 12, 15, 16, 18, 20, 24, 30, 40, 60 or 120 to produce output frequencies of 200, 166, 133, 125, 111, 100, 83 66 50 33 or 16 MHz. The single-ended LVCMOS outputs are divided into two banks of 4 low skew outputs each, for use in driving a microprocessor or microcontroller clock input as well as other system components. The 2 GHz PLL output frequency is also divided to produce a 125, 250 or 500 MHz clock output for Rapid I/O applications such as found on the PowerQUICC III communications processor. The input reference, either crystal or external input is also buffered to a separate output that my be used as the clock source for a Gigabit Ethernet PHY if desired.

The reference clock may be provided by either an external clock input of 25 MHz or 33 MHz. An internal oscillator requiring a 25 MHz crystal for frequency control may also be used. The external clock source my be applied to either of two clock inputs and selected via the CLK\_SEL control input. Both single ended LVCMOS and differential LVPECL inputs are available. The crystal oscillator or external clock input is selected via the input pin of REF\_SEL. Other than the crystal, no external components are required for crystal oscillator operation. The REF\_33MHz configuration pins is used to select between a 33 and 25 MHz input frequency.

The MPC9850 is packaged in a 100 lead MAPBGA package to optimize both performance and board density.





#### Table 1. Pin Configurations

#### Figure 1. MPC9850 Logic Diagram

Pin	I/O	Туре	Function	Supply	Active/State
CLK	Input	LVCMOS	PLL Reference Clock Input (pull-down)	V <sub>DD</sub>	
PCLK, PCLK	Input	LVPECL	PLL Reference Clock Input (PCLK - pull-down, PCLK - pull-up and pull-down)	V <sub>DD</sub>	
QA0, QA1, QA2, QA3	Output	LVCMOS	Bank A Outputs	V <sub>DDOA</sub>	
QB0, QB1, QB2, QB3	Output	LVCMOS	Bank B Outputs	V <sub>DDOB</sub>	
<u>QC0,</u> QC1, <u>QC0,</u> QC1	Output	LVDS	Bank C Outputs	V <sub>DDOC</sub>	
REF_OUT	Output	LVCMOS	Reference Output (25 MHz or 33 MHz)	V <sub>DD</sub>	
XTAL_IN	Input	LVCMOS	Crystal Oscillator Input Pin	V <sub>DD</sub>	
XTAL_OUT	Output	LVCMOS	Crystal Oscillator Output Pin	V <sub>DD</sub>	
REF_CLK_SEL	Input	LVCMOS	Select between CLK and PCLK Input (pull-down)	V <sub>DD</sub>	High
REF_SEL	Input	LVCMOS	Select between External Input and Crystal Oscillator Input (pull-down)	V <sub>DD</sub>	High
REF_33MHz	Input	LVCMOS	Selects 33 MHz Input (pull-down)	V <sub>DD</sub>	High
MR	Input	LVCMOS	Master Reset (pull-up)	V <sub>DD</sub>	Low
PLL_BYPASS	Input	LVCMOS	Select PLL or static test mode (pull-down)	V <sub>DD</sub>	High
CLK_A[0:5] <sup>(1)</sup>	Input	LVCMOS	Configures Bank A clock output frequency (pull-up)	V <sub>DD</sub>	High
CLK_B[0:5] <sup>(2)</sup>	Input	LVCMOS	Configures Bank B clock output frequency (pull-up)	V <sub>DD</sub>	High
RIO_C [0:1]	Input	LVCMOS	Configures Bank C clock output frequency (pull-down)	V <sub>DD</sub>	
V <sub>DD</sub>			3.3 V Supply		
V <sub>DDA</sub>			Analog Supply		
V <sub>DDOA</sub>			Supply for Output Bank A		
V <sub>DDOB</sub>			Supply for Output Bank B		
V <sub>DDOC</sub>			Supply for Output Bank C		
GND			Ground		

1. PowerPC bit ordering (bit 0 = msb, bit 5 = lsb)

2. PowerPC bit ordering (bit 0 = msb, bit 5 = lsb)

PowerPC bit ordering (bit 0 = msb, bit 1 = lsb)

IDT<sup>™</sup> Clock Generator for PowerQUICC III

MPC9850

#### Table 2. Function Table

Control	Default	0	1
REF_CLK_SEL	0	CLK	PCLK
REF_SEL	0	CLK or PCLK	XTAL
PLL_BYPASS	0	Normal	Bypass
REF_33MHz	0	Selects 25 MHz Reference	Selects 33 MHz Reference
MR	1	Reset	Normal

CLK\_A, CLK\_B, and RIO\_C control output frequencies. See Table 3 and Table 4 for specific device configuration

#### Table 3. Output Configurations (Banks A & B)

CLK_x[0:5] <sup>(1)</sup>	CLK_x[0] (msb)	CLK_x[1]	CLK_x[2]	CLK_x[3]	CLK_x[4]	CLK_x[5] (Isb)	N	Frequency (MHz)
111111	1	1	1	1	1	1	126	15.87
111100	1	1	1	1	0	0	120	16.67
101000	1	0	1	0	0	0	80	25.00
011110	0	1	1	1	1	0	60	33.33
010100	0	1	0	1	0	0	40	50.00
001111	0	0	1	1	1	1	30	66.67
001100	0	0	1	1	0	0	24	83.33
001010	0	0	1	0	1	0	20	100.00
001001	0	0	1	0	0	1	18	111.11
001000	0	0	1	0	0	0	16	125.00
000111	0	0	0	1	1	1	15	133.33
000110	0	0	0	1	1	0	12	166.67
000101	0	0	0	1	0	1	10	200.00
000100	0	0	0	1	0	0	8 <sup>(2)</sup>	250

1. PowerPC bit ordering (bit 0 = msb, bit 5 = lsb)

2. Minimum value for N

#### Table 4. Output Configurations (Bank C)

RIO_C[0:1]	Frequency (MHz)
00	50 (test output)
01	125
10	250
11	500

#### **OPERATION INFORMATION**

#### **Output Frequency Configuration**

The MPC9850 was designed to provide the commonly used frequencies in PowerQUICC, PowerPC and other microprocessor systems. **Table 3** lists the configuration values that will generate those common frequencies. The MPC9850 can generate numerous other frequencies that may be useful in specific applications. The output frequency (f<sub>out</sub>) of either Bank A or Bank B may be calculated by the following equation.

#### f<sub>out</sub> = 2000 / N

where f<sub>out</sub> is in MHz and N = 2 \* CLK\_x[0:5]

This calculation is valid for all values of N from 8 to 126. Note that N = 15 is a modified case of the configuration inputs

 $CLK_x[0:5]$ . To achieve N = 15  $CLK_x[0:5]$  is configured to 00111 or 7.

#### Crystal Input Operation TBD

#### שטו

#### Power-Up and MR Operation

Figure 2 defines the release time and the minimum pulse length for  $\overline{\text{MR}}$  pin. The  $\overline{\text{MR}}$  release time is based upon the power supply being stable and within V<sub>DD</sub> specifications. See Table 11 for actual parameter values. The MPC9850 may be configured after release of reset and the outputs will be stable for use after lock indication is obtained.



#### **Power Supply Bypassing**

The MPC9850 is a mixed analog/digital product. The architecture of the MPC9850 supports low noise signal operation at high frequencies. In order to maintain its superior signal quality, all  $V_{DD}$  pins should be bypassed by high-frequency ceramic capacitors connected to GND. If the spectral frequencies of the internally generated switching noise on the supply pins cross the series resonant point of an individual bypass capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the noise bandwidth.



Figure 3. V<sub>CC</sub> Power Supply Bypass

#### Table 5. Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Characteristics	Min	Мах	Unit	Condition
$V_{DD}$	Supply Voltage (core)	-0.3	3.8	V	
V <sub>DDA</sub>	Supply Voltage (Analog Supply Voltage)	-0.3	V <sub>DD</sub>	V	
V <sub>DDOx</sub>	Supply Voltage (LVCMOS output for Bank A or B)	-0.3	V <sub>DD</sub>	V	
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>DD</sub> +0.3	V	
V <sub>OUT</sub>	DC Output Voltage <sup>(2)</sup>	-0.3	V <sub>DDx</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
I <sub>OUT</sub>	DC Output Current		±50	mA	
Τ <sub>S</sub>	Storage Temperature	-65	125	°C	

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

2.  $V_{\text{DDx}}$  references power supply pin associated with specific output pin.

#### **Table 6. General Specifications**

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
V <sub>TT</sub>	Output Termination Voltage		$V_{DD} \div 2$		V	
HBM	ESD Protection (Human Body Model)	2000			V	
CDM	ESD Protection (Charged Device Model)	500			V	
LU	Latch-Up Immunity	100			mA	
CIN	Input Capacitance		4		pF	Inputs
C <sub>PD</sub>	Power Dissipation Capacitance		10		pF	Per Output
$\theta_{JA}$	Thermal Resistance (junction-to-ambient)		54.5		°C/W	Air flow = 0
T <sub>A</sub>	Ambient Temperature	-40		85	°C	

#### Table 7. DC Characteristics (T<sub>A</sub> = $-40^{\circ}$ C to $85^{\circ}$ C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
Supply Cur	rent for V_DD = 3.3 V $\pm$ 5%, V_DDOA = 3.3 V $\pm$ 5 and V_DDOB	= 3.3 V $\pm$ 5%				
I <sub>DD</sub> + I <sub>DDA</sub>	Maximum Quiescent Supply Current (Core)			200	mA	V <sub>DD</sub> + V <sub>DDA</sub> pins
I <sub>DDA</sub>	Maximum Quiescent Supply Current (Analog Supply)			15	mA	$V_{\text{DDIN}}$ pins
I <sub>DDOA</sub> , I <sub>DDOB</sub>	Maximum Bank A and B Supply Current			175	mA	$V_{DDOA}$ and $V_{DDOB}$ pins
Supply Cur	rent for V_DD = 3.3 V $\pm$ 5%, V_DDOA = 2.5 V $\pm$ 5% and V_DDO	<sub>0B</sub> = 2.5 V ± 5%				
I <sub>DD</sub> + I <sub>DDA</sub>	Maximum Quiescent Supply Current (Core)			200	mA	V <sub>DD</sub> + V <sub>DDA</sub> pins
I <sub>DDA</sub>	Maximum Quiescent Supply Current (Analog Supply)			15	mA	V <sub>DDIN</sub> pins
I <sub>DDOA</sub> , I <sub>DDOB</sub>	Maximum Bank A and B Supply Current			100	mA	$V_{DDOA}$ and $V_{DDOB}$ pins

#### Table 8. LVDS DC Characteristics (T<sub>A</sub> = $-40^{\circ}$ C to $85^{\circ}$ C)

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
Differential LVDS Clock Outputs (QC0, $\overline{\text{QC0}}$ and QC1, $\overline{\text{QC1}}$ ) for V <sub>DD</sub> = 3.3 V ± 5%							
V <sub>PP</sub>	Output Differential Voltage <sup>(1)</sup> (peak-to-peak) (L	LVDS)	100		400	mV	
V <sub>OS</sub>	Output Offset Voltage (I	LVDS)	1050		1600	mV	

1.  $V_{PP}$  is the minimum differential input voltage swing required to maintain AC characteristics including  $t_{PD}$  and device-to-device skew.

#### Table 9. LVPECL DC Characteristics $(T_A = -40^{\circ}C \text{ to } 85^{\circ}C)^{(1)}$

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
Differential LVPECL Clock Inputs (CLK1, $\overline{\text{CLK1}}$ ) for V <sub>DD</sub> = 3.3 V ± 0.5%							
V <sub>PP</sub>	Differential Voltage <sup>(2)</sup> (peak-to-peak)	(LVPECL)	250			mV	
V <sub>CMR</sub>	Differential Input Crosspoint Voltage <sup>(3)</sup>	(LVPECL)	1.0		V <sub>DD</sub> – 0.6	V	

1. AC characteristics are design targets and pending characterization.

2. V<sub>PP</sub> is the minimum differential input voltage swing required to maintain AC characteristics including t<sub>PD</sub> and device-to-device skew.

3.  $V_{CMR}$  (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the  $V_{CMR}$  (AC) range and the input swing lies within the  $V_{PP}$  (AC) specification. Violation of  $V_{CMR}$  (AC) or  $V_{PP}$  (AC) impacts the device propagation delay, device and part-to-part skew.

#### Table 10. LVCMOS I/O DC Characteristics (T<sub>A</sub> = $-40^{\circ}$ C to $85^{\circ}$ C)

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
LVCMOS	for $V_{DD}$ = 3.3 V ± 5%					·
V <sub>IH</sub>	Input High Voltage	2.0		V <sub>DD</sub> + 0.3	V	LVCMOS
V <sub>IL</sub>	Input Low Voltage			0.8	V	LVCMOS
I <sub>IN</sub>	Input Current <sup>(1)</sup>			± 200	μA	$V_{IN} = V_{DDL}$ or GND
LVCMOS	for V_DD = 3.3 V $\pm 5\%,$ V_DDOA = 3.3 V $\pm 5$ and V_DDOB = 3.3	$V \pm 5\%$				
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -24 mA
V <sub>OL</sub>	Output Low Voltage			0.5	V	I <sub>OL</sub> = 24 mA
Z <sub>OUT</sub>	Output Impedance		14 – 17		Ω	
LVCMOS	for V_DD = 3.3 V ±5%, V_DDOA = 2.5 V ± 5% and V_DDOB= 2.1	5 V ± 5%				
V <sub>OH</sub>	Output High Voltage	1.9			V	I <sub>OH</sub> = -15 mA
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 15 mA
Z <sub>OUT</sub>	Output Impedance		18 – 22		Ω	

1. Inputs have pull-down resistors affecting the input current.

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
Input and Out	put Timing Specification					
f <sub>ref</sub>	Input Reference Frequency (25 MHz input) Input Reference Frequency (33 MHz input) XTAL Input Input Reference Frequency in PLL Bypass Mode <sup>(3)</sup>		25 33 25	250	MHz MHz MHz MHz	PLL bypass
f <sub>VCO</sub>	VCO Frequency Range <sup>(4)</sup>		2000		MHz	
f <sub>MCX</sub>	Output Frequency Bank A output Bank B output Bank C output	15.87 15.87 50		200 200 500	MHz MHz MHz	PLL locked
f <sub>refPW</sub>	Reference Input Pulse Width	2			ns	
f <sub>refCcc</sub>	Input Frequency Accuracy			100	ppm	
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	150		500	ps	20% to 80%
DC	Output Duty Cycle	43 47	50 50	57 53	%	Bank A and B Bank C
PLL Specificat	tions					
t <sub>LOCK</sub>	Maximum PLL Lock Time			10	ms	
t <sub>reset_ref</sub>	MR Hold Time on Power Up	10			ns	
t <sub>reset_pulse</sub>	MR Hold Time	10			ns	
Skew and Jitte	er Specifications					
t <sub>sk(O)</sub>	Output-to-Output Skew (within a bank)			50	ps	
t <sub>sk(O)</sub>	Output-to-Output Skew (across banks A and B)			400	ps	V <sub>DDOA</sub> = 3.3 V V <sub>DDOB</sub> = 3.3 V
t <sub>JIT(CC)</sub>	Cycle-to-Cycle Jitter			200 150	ps ps	Bank A and B Bank C
t <sub>JIT(PER)</sub>	Period Jitter			200	ps	Bank A and C
t <sub>JIT(∅)</sub>	I/O Phase Jitter RMS (1 σ)			50	ps	Bank A and C

Table 11. AC Characteristics (V <sub>DD</sub> = $3.3 \text{ V} \pm 5\%$ , V	$V_{DDOA} = 3.3 \text{ V} \pm 5\%, V_{DDOB} = 3$	$3.3 \text{ V} \pm 5\%$ , $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ ) <sup>(1)</sup> (2)
---	--	---

1. AC characteristics are design targets and pending characterization.

2. AC characteristics apply for parallel output termination of  $50\Omega$  to  $V_{TT}.$ 

3. In bypass mode, the MPC9850 divides the input reference clock.

4. The input reference frequency must match the VCO lock range divided by the total feedback divider ratio:  $f_{ref} = (f_{VCO} \div M) \cdot N$ .



Figure 4. MPC9850 AC Test Reference (LVDS Outputs)



Figure 5. MPC9850 AC Test Reference (LVCMOS Outputs)

IDT<sup>™</sup> Clock Generator for PowerQUICC III

	1	2	3	4	5	6	7	8	9	10
Α	V <sub>DDOA</sub>	V <sub>DDOA</sub>	CLKA[1]	CLKA[3]	CLKA[5]	$V_{DD}$	QA1	QA2	V <sub>DDOA</sub>	V <sub>DDOA</sub>
в	V <sub>DDOA</sub>	V <sub>DDOA</sub>	CLKA[0]	CLKA[2]	CLKA[4]	QA0	V <sub>DDOA</sub>	QA3	V <sub>DDOA</sub>	V <sub>DDOA</sub>
С	RSVD	RSVD	V <sub>DD</sub>	$V_{DD}$	$V_{DD}$	$V_{DD}$	V <sub>DD</sub>	$V_{DD}$	V <sub>DD</sub>	REF_OUT
D	V <sub>DDA</sub>	V <sub>DDA</sub>	$V_{DD}$	GND	GND	GND	GND	$V_{DD}$	QC0	QC0
Е	REF_SEL	CLK	$V_{DD}$	GND	GND	GND	GND	$V_{DD}$	V <sub>DDOC</sub>	GND
F	PCLK	PCLK	V <sub>DD</sub>	GND	GND	GND	GND	$V_{DD}$	QC1	QC1
G	REF_CLK_SEL	REF_33MHz	V <sub>DD</sub>	GND	GND	GND	GND	$V_{DD}$	PLL_BYPASS	MR
н	XTAL_IN	XTAL_OUT	V <sub>DD</sub>	$V_{DD}$	$V_{DD}$	$V_{DD}$	V <sub>DD</sub>	$V_{DD}$	RIO_C[1]	RIO_C[0]
J	V <sub>DDOB</sub>	V <sub>DDOB</sub>	CLKB[0]	CLKB[2]	CLKB[4]	QB0	V <sub>DDOB</sub>	QB3	V <sub>DDOB</sub>	V <sub>DDOB</sub>
к	V <sub>DDOB</sub>	V <sub>DDOB</sub>	CLKB[1]	CLKB[3]	CLKB[5]	$V_{DD}$	QB1	QB2	V <sub>DDOB</sub>	V <sub>DDOB</sub>

#### Table 12. MPC9850 Pin Diagram (Top View)

#### Table 13. MPC9850 Pin List

Signal	100 Pin MAPBGA	Signal	100 Pin MAPBGA	Signal	100 Pin MAPBGA	Signal	100 Pin MAPBGA	Signal	100 Pin MAPBGA
V <sub>DDOA</sub>	A1	RSVD <sup>(1)</sup>	C1	REF_SEL	E1	REF_CLK_SEL	G1	V <sub>DDOB</sub>	J1
V <sub>DDOA</sub>	A2	RSVD <sup>(1)</sup>	C2	CLK	E2	REF_33MHz	G2	V <sub>DDOB</sub>	J2
CLKA[1]	A3	V <sub>DD</sub>	C3	V <sub>DD</sub>	E3	V <sub>DD</sub>	G3	CLKB[0]	J3
CLKA[3]	A4	V <sub>DD</sub>	C4	GND	E4	GND	G4	CLKB[2]	J4
CLKA[5]	A5	V <sub>DD</sub>	C5	GND	E5	GND	G5	CLKB[4]	J5
V <sub>DD</sub>	A6	V <sub>DD</sub>	C6	GND	E6	GND	G6	QB0	J6
QA1	A7	V <sub>DD</sub>	C7	GND	E7	GND	G7	V <sub>DDOB</sub>	J7
QA2	A8	V <sub>DD</sub>	C8	V <sub>DD</sub>	E8	V <sub>DD</sub>	G8	QB3	J8
V <sub>DDOA</sub>	A9	V <sub>DD</sub>	C9	V <sub>DDOC</sub>	E9	PLL_BYPASS	G9	V <sub>DDOB</sub>	J9
V <sub>DDOA</sub>	A10	REF_OUT	C10	GND	E10	MR	G10	V <sub>DDOB</sub>	J10
V <sub>DDOA</sub>	B1	V <sub>DDA</sub>	D1	PCLK	F1	XTAL_IN	H1	V <sub>DDOB</sub>	K1
V <sub>DDOA</sub>	B2	V <sub>DDA</sub>	D2	PCLK	F2	XTAL_OUT	H2	V <sub>DDOB</sub>	K2
CLKA[0]	B3	V <sub>DD</sub>	D3	V <sub>DD</sub>	F3	V <sub>DD</sub>	H3	CLKB[1]	K3
CLKA[2]	B4	GND	D4	GND	F4	V <sub>DD</sub>	H4	CLKB[3]	K4
CLKA[4]	B5	GND	D5	GND	F5	V <sub>DD</sub>	H5	CLKB[5]	K5
QA0	B6	GND	D6	GND	F6	V <sub>DD</sub>	H6	V <sub>DD</sub>	K6
V <sub>DDOA</sub>	B7	GND	D7	GND	F7	V <sub>DD</sub>	H7	QB1	K7
QA3	B8	V <sub>DD</sub>	D8	V <sub>DD</sub>	F8	V <sub>DD</sub>	H8	QB2	K8
V <sub>DDOA</sub>	B9	QC0	D9	QC1	F9	RIO_C[1]	H9	V <sub>DDOB</sub>	K9
V <sub>DDOA</sub>	B10	QC0	D10	QC1	F10	RIO_C[0]	H10	V <sub>DDOB</sub>	K10

1. RSVD pins must be left open.

#### PACKAGE DIMENSIONS



CASE 1462-01 ISSUE O

IDT<sup>™</sup> Clock Generator for PowerQUICC III

## Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

#### For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Acelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA