

# 25-Bit Configurable Registered Buffer for DDR2

### Recommended Application:

- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS97U877
- Ideal for DDR2 400, 533 and 667

#### **Product Features:**

**Truth Table** 

- 25-bit 1:1 or 14-bit 1:2 configurable registered buffer
- Supports SSTL\_18 JEDEC specification on data inputs and outputs
- Supports LVCMOS switching levels on C0, C1 and RESET# inputs
- Low voltage operation
   V<sub>DD</sub> = 1.7V to 1.9V
- Available in 96 BGA package
- Drop-in replacement for ICSSSTUF32866
- Green packages available

Pin Configuration						
	_1	2	3	4	5	6
A	0	0	0	0	0	0
в	0	0	0	0	0	0
с	0	0	0	0	0	0
D	0	0	0	0	0	0
Е	0	0	0	0	0	0
F	0	0	0	0	0	0
G	0	0	0	0	0	0
н	0	0	0	0	0	0
J	0	0	0	0	0	0
к	0	0	0	0	0	0
L	0	0	0	0	0	0
М	0	0	0	0	0	0
Ν	0	0	0	0	0	0
Р	0	0	0	0	0	0
R	0	0	0	0	0	0
т	0	0	0	0	0	0
`						

96 Ball BGA (Top View)

		Inp	outs				Outputs	
RST#	DCS#	CSR#	СК	CK#	Dn, DODT, DCKE	Qn	QCS#	QODT, QCKE
н	L	L	<b>≜</b>	ŧ	L	L	L	L
н	L	L	<b>≜</b>	ŧ	Н	Н	L	н
н	L	L	L or H	L or H	Х	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
н	L	Н	<b>≜</b>	ŧ	L	L	L	L
н	L	н	<b>≜</b>	ŧ	н	Н	L	н
н	L	Н	L or H	L or H	Х	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
н	Н	L		¥	L	L	Н	L
н	Н	L	+	ŧ	н	н	н	н
н	Н	L	L or H	L or H	Х	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
н	Н	Н	<b>≜</b>	+	L	Q <sub>0</sub>	Н	L
н	Н	Н	<b>≜</b>	+	Н	Q <sub>0</sub>	Н	Н
н	Н	Н	L or H	L or H	Х	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
L	X or Floating	L	L	L				

### **Ball Assignments**

А	DCKE	NC	V <sub>REF</sub>	V <sub>DD</sub>	QCKE	NC
В	D2	D15	GND	GND	Q2	Q15
С	D3	D16	V <sub>DD</sub>	V <sub>DD</sub>	Q3	Q16
D	DODT	NC	GND	GND	QODT	NC
Е	D5	D17	V <sub>DD</sub>	V <sub>DD</sub>	Q5	Q17
F	D6	D18	GND	GND	Q6	Q18
G	NC	RST#	V <sub>DD</sub>	V <sub>DD</sub>	C1	C0
н	СК	DCS#	GND	GND	QCS#	NC
J	CK#	CSR#	V <sub>DD</sub>	V <sub>DD</sub>	ZOH	ZOL
κ	D8	D19	GND	GND	Q8	Q19
L	D9	D20	V <sub>DD</sub>	V <sub>DD</sub>	Q9	Q20
М	D10	D21	GND	GND	Q10	Q21
Ν	D11	D22	V <sub>DD</sub>	V <sub>DD</sub>	Q11	Q22
Ρ	D12	D23	GND	GND	Q12	Q23
R	D13	D24	V <sub>DD</sub>	V <sub>DD</sub>	Q13	Q24
т	D14	D25	V <sub>REF</sub>	V <sub>DD</sub>	Q14	Q25
	1	2	3	4	5	6

1:1 Register (C0 = 0, C1 = 0)



1	2	3	4	5	6		1	2	
014									
D14	NC	V <sub>REF</sub>	V <sub>DD</sub>	Q14A	Q14B	Т	DCKE	NC	١
D13	NC	V <sub>DD</sub>	V <sub>DD</sub>	Q13A	Q13B	R	D13	NC	`
D12	NC	GND	GND	Q12A	Q12B	Р	D12	NC	(
D11	NC	V <sub>DD</sub>	V <sub>DD</sub>	Q11A	Q11B	Ν	DODT	NC	١
D10	NC	GND	GND	Q10A	Q10B	М	D10	NC	(
D9	NC	V <sub>DD</sub>	V <sub>DD</sub>	Q9A	Q9B	L	D9	NC	١
D8	NC	GND	GND	Q8A	Q8B	К	D8	NC	(
CK#	CSR#	V <sub>DD</sub>	V <sub>DD</sub>	ZOH	ZOL	J	CK#	CSR#	١
СК	DCS#	GND	GND	QCSA#	QCSB#	Н	СК	DCS#	(
NC	RST#	V <sub>DD</sub>	V <sub>DD</sub>	C1	C0	G	NC	RST#	١
D6	NC	GND	GND	Q6A	Q6B	F	D6	NC	(
D5	NC	V <sub>DD</sub>	V <sub>DD</sub>	Q5A	Q5B	E	D5	NC	١
DODT	NC	GND	GND	QODTA	QODTB	D	D4	NC	(
D3	NC	V <sub>DD</sub>	V <sub>DD</sub>	Q3A	Q3B	С	D3	NC	١
D2	NC	GND	GND	Q2A	Q2B	В	D2	NC	(
DCKE	NC	$V_{\text{REF}}$	V <sub>DD</sub>	QCKEA	QCKEB	А	D1	NC	١
	D2 D3 DODT D5 D6 NC CK CK CK D8 D9 D10 D11 D12	D2         NC           D3         NC           DODT         NC           D5         NC           D6         NC           NC         RST#           CK         DCS#           CK#         CSR#           D9         NC           D10         NC           D11         NC           D12         NC	D2         NC         GND           D2         NC         GND           D3         NC         V <sub>DD</sub> DODT         NC         GND           D5         NC         V <sub>DD</sub> D6         NC         GND           NC         RST#         V <sub>DD</sub> CK         DCS#         GND           CK#         CSR#         V <sub>DD</sub> D9         NC         GND           D10         NC         GND           D11         NC         V <sub>DD</sub> D12         NC         GND	D2         NC         GND         GND           D2         NC         GND         GND           D3         NC         V <sub>DD</sub> V <sub>DD</sub> DODT         NC         GND         GND           D5         NC         V <sub>DD</sub> V <sub>DD</sub> D6         NC         GND         GND           NC         RST#         V <sub>DD</sub> V <sub>DD</sub> CK         DCS#         GND         GND           CK#         CSR#         V <sub>DD</sub> V <sub>DD</sub> D9         NC         GND         GND           D10         NC         GND         GND           D11         NC         V <sub>DD</sub> V <sub>DD</sub> D12         NC         GND         GND           D13         NC         V <sub>DD</sub> V <sub>DD</sub>	D2         NC         GND         GND         Q2A           D3         NC $V_{DD}$ $V_{DD}$ Q3A           DODT         NC         GND         GND         Q0DTA           D5         NC $V_{DD}$ $V_{DD}$ Q5A           D6         NC         GND         GND         Q6A           NC         RST# $V_{DD}$ $V_{DD}$ C1           CK         DCS#         GND         GND         Q6A           NC         RST# $V_{DD}$ $V_{DD}$ C1           CK         DCS#         GND         GND         QCSA#           CK#         CSR# $V_{DD}$ $V_{DD}$ ZOH           D8         NC         GND         GND         Q8A           D9         NC $V_{DD}$ $V_{DD}$ Q9A           D10         NC         GND         GND         Q10A           D11         NC $V_{DD}$ $V_{DD}$ Q11A           D12         NC         GND         GND         Q13A	D2         NC         GND         GND         Q2A         Q2B           D3         NC $V_{DD}$ $V_{DD}$ Q3A         Q3B           DODT         NC         GND         GND         QODTA         QODTB           D5         NC $V_{DD}$ $V_{DD}$ Q5A         Q5B           D6         NC         GND         GND         Q6A         Q6B           NC         RST# $V_{DD}$ $V_{DD}$ C1         C0           CK         DCS#         GND         GND         QCSA#         QCSB#           CK#         CSR# $V_{DD}$ $V_{DD}$ ZOH         ZOL           D8         NC         GND         GND         Q8A         Q8B           D9         NC $V_{DD}$ $V_{DD}$ Q1A         Q10B           D10         NC         GND         GND         Q1A         Q10B           D11         NC $V_{DD}$ $V_{DD}$ Q11A         Q11B           D12         NC         GND         GND         Q12A         Q12B           D13         NC $V_{DD}$ $V_{DD}$ <td>D2         NC         GND         GND         Q2A         Q2B           D3         NC         <math>V_{DD}</math> <math>V_{DD}</math>         Q3A         Q3B         C           DODT         NC         GND         GND         Q0TA         Q0DTB         D           D5         NC         <math>V_{DD}</math> <math>V_{DD}</math>         Q5A         Q5B         E           D6         NC         GND         GND         Q6A         Q6B         F           NC         RST#         <math>V_{DD}</math> <math>V_{DD}</math>         C1         C0         G           CK         DCS#         GND         GND         QCSA#         QCSB#         H           CK#         CSR#         <math>V_{DD}</math> <math>V_{DD}</math>         ZOH         ZOL         J           D8         NC         GND         GND         Q8A         Q8B         K           D9         NC         <math>V_{DD}</math> <math>V_{DD}</math>         Q9A         Q9B         L           D10         NC         GND         GND         Q10A         Q10B         M           D11         NC         <math>V_{DD}</math> <math>V_{DD}</math>         Q11A         Q11B         N           D12</td> <td>DefinitionNENENENENENENED2NCGNDGNDQ2AQ2BBD2D3NCV_DDV_DDQ3AQ3BCD3DODTNCGNDGNDQODTAQODTBDD4D5NCV_DDV_DDQ5AQ5BED5D6NCGNDGNDQ6AQ6BFD6NCRST#V_DDV_DDC1C0GNCCKDCS#GNDGNDQCSA#QCSB#HCKCK#CSR#V_DDV_DDZOHZOLJCK#D9NCV_DDV_DDQ9AQ9BLD9D10NCGNDGNDQ1AQ10BMD10D11NCV_DDV_DDQ1AQ12BPD12D13NCV_DDV_DDQ13AQ13BRD13</td> <td>Definition         No.         <th< td=""></th<></td>	D2         NC         GND         GND         Q2A         Q2B           D3         NC $V_{DD}$ $V_{DD}$ Q3A         Q3B         C           DODT         NC         GND         GND         Q0TA         Q0DTB         D           D5         NC $V_{DD}$ $V_{DD}$ Q5A         Q5B         E           D6         NC         GND         GND         Q6A         Q6B         F           NC         RST# $V_{DD}$ $V_{DD}$ C1         C0         G           CK         DCS#         GND         GND         QCSA#         QCSB#         H           CK#         CSR# $V_{DD}$ $V_{DD}$ ZOH         ZOL         J           D8         NC         GND         GND         Q8A         Q8B         K           D9         NC $V_{DD}$ $V_{DD}$ Q9A         Q9B         L           D10         NC         GND         GND         Q10A         Q10B         M           D11         NC $V_{DD}$ $V_{DD}$ Q11A         Q11B         N           D12	DefinitionNENENENENENENED2NCGNDGNDQ2AQ2BBD2D3NCV_DDV_DDQ3AQ3BCD3DODTNCGNDGNDQODTAQODTBDD4D5NCV_DDV_DDQ5AQ5BED5D6NCGNDGNDQ6AQ6BFD6NCRST#V_DDV_DDC1C0GNCCKDCS#GNDGNDQCSA#QCSB#HCKCK#CSR#V_DDV_DDZOHZOLJCK#D9NCV_DDV_DDQ9AQ9BLD9D10NCGNDGNDQ1AQ10BMD10D11NCV_DDV_DDQ1AQ12BPD12D13NCV_DDV_DDQ13AQ13BRD13	Definition         No.         No. <th< td=""></th<>

### **Ball Assignments**

### **Ball Assignments**

А	D1	NC	V <sub>REF</sub>	V <sub>DD</sub>	Q1A	Q1B
В	D2	NC	GND	GND	Q2A	Q2B
С	D3	NC	V <sub>DD</sub>	V <sub>DD</sub>	Q3A	Q3B
D	D4	NC	GND	GND	Q4A	Q4B
Е	D5	NC	V <sub>DD</sub>	V <sub>DD</sub>	Q5A	Q5B
F	D6	NC	GND	GND	Q6A	Q6B
G	NC	RST#	V <sub>DD</sub>	V <sub>DD</sub>	C1	C0
Н	СК	DCS#	GND	GND	QCSA#	QCSB#
J	CK#	CSR#	V <sub>DD</sub>	V <sub>DD</sub>	ZOH	ZOL
Κ	D8	NC	GND	GND	Q8A	Q8B
L	D9	NC	V <sub>DD</sub>	V <sub>DD</sub>	Q9A	Q9B
М	D10	NC	GND	GND	Q10A	Q10B
Ν	DODT	NC	V <sub>DD</sub>	V <sub>DD</sub>	QODTA	QODTB
Ρ	D12	NC	GND	GND	Q12A	Q12B
R	D13	NC	V <sub>DD</sub>	V <sub>DD</sub>	Q13A	Q13B
Т	DCKE	NC	V <sub>REF</sub>	V <sub>DD</sub>	QCKEA	QCKEB
	1	2	3	4	5	6
	1:2 R	egist	er B (	<b>C0</b> =	1, C1	= 1)

## **General Description**

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL\_18. The control inputs are LVCMOS. All outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load. **ICSSSTUF32864A** operates from a differential clock (CK and CK#). Data are registered at the crossing of CK going high, and CK# going low.

The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when low) to B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high).

The device supports low-power standby operation. When the reset input (RST#) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RST# is low all registers are reset, and all outputs are forced low. The LVCMOS RST# and Cn inputs must always be held at a valid logic high or low level. To ensure defined outputs from the register before a stable clock has been supplied, RST# must be held in the low state during power up.

In the DDR-II RDIMM application, RST# is specified to be completely asynchronous with respect to CK and CK#. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RST# until the input receivers are fully enabled, the design of the **ICSSSTUF32864A** must ensure that the outputs will remain low, thus ensuring no glitches on the output.

The device monitors both DCS# and CSR# inputs and will gate the Qn outputs from changing states when both DCS# and CSR# inputs are high. If either DCS# or CSR# input is low, the Qn outputs will function normally. The RST input has priority over the DCS# and CSR# control and will force the outputs low. If the DCS#-control functionality is not desired, then the CSR# input can be hardwired to ground, in which case, the setup-time requirement for DCS# would be the same as for the other D data inputs. Package options include 96-ball LFBGA (MO-205CC).



## **Ball Assignment**

Terminal Name	Description	Electrical Characteristics
GND	Ground	Ground input
V <sub>DD</sub>	Power supply voltage	1.8V nominal
V <sub>REF</sub>	Input reference voltage	0.9V nominal
Z <sub>OH</sub>	Reserved for future use	Input
Z <sub>OL</sub>	Reserved for future use	Input
CK	Positive master clock input	Differential input
CK	Negative master clock input	Differential input
C0, C1	Configuration control inputs	LVCMOS inputs
RST#	Asynchronous reset input - resets registers and disables $V_{\mbox{\scriptsize REF}}$ data and clock differential-input receivers	LVCMOS input
CSR#, DCS#	Chip select inputs - disables D1 - D24 outputs switching when both inputs are high	SSTL_18 input
D1 - D25	Data input - clock in on the crossing of the rising edge of CK and the falling edge of CK#	SSTL_18 input
DODT	The outputs of this register bit will not be suspended by the DCS# and CSR# control	SSTL_18 input
DCKE	The outputs of this register bit will now be suspended by the DCS# and CSR# control	SSTL_18 input
Q1 - Q25	Data ouputs that are suspended by the DCS# and CSR# control	1.8V CMOS
QCS#	Data output that will not be suspended by the DCS# and CSR# control	1.8V CMOS
QODT	Data output that will not be suspended by the DCS# and CSR# control	1.8V CMOS
QCKE	Data output that will not be suspended by the DCS# and CSR# control	1.8V CMOS



# Block Diagram for 1:1 mode (positive logic)





## Block Diagram for 1:2 mode (positive logic)





## **Absolute Maximum Ratings**

Storage Temperature	–65°C to +150°C
Supply Voltage	
Input Voltage <sup>1,2</sup>	-0.5V to +2.5V
Output Voltage <sup>1,2</sup>	-0.5V to VDD + 0.5V
Input Clamp Current	±50 mA
Output Clamp Current	±50mA
Continuous Output Current	±50mA
VDD or GND Current/Pin	±100mA
Package Thermal Impedance <sup>3</sup>	36°C

#### Notes:

JESD 51.

- 1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
- and output clamp ratings are observed.
  This value is limited to 2.5V maximum.
  The package thermal impedance is calculated in accordance with

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

PARAMETER	DESCRIPTION		MIN	TYP	MAX	UNITS
V <sub>DD</sub>	I/O Supply Voltage		1.7	1.8	1.9	
V <sub>REF</sub>	Reference Voltage		0.49 x V <sub>DD</sub>	$0.5 \times V_{DD}$	0.51 x V <sub>DD</sub>	
V <sub>TT</sub>	Termination Voltage		V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	
VI	Input Voltage		0		V <sub>DD</sub>	
V <sub>IH (DC)</sub>	DC Input High Voltage		V <sub>REF</sub> + 0.125			
V <sub>IH (AC)</sub>	AC Input High Voltage	Data Inputs	V <sub>REF</sub> + 0.250			V
V <sub>IL (DC)</sub>	DC Input Low Voltage				V <sub>REF</sub> - 0.125	
V <sub>IL (AC)</sub>	AC Input Low Voltage				V <sub>REF</sub> - 0.250	
V <sub>IH</sub>	Input High Voltage Level	RESET#,	0.65 x V <sub>DD</sub>			
V <sub>IL</sub>	Input Low Voltage Level	C0, C1			0.35 x V <sub>DD</sub>	
V <sub>ICR</sub>	Common mode Input Range	CLK, CLK#	0.675		1.125	
V <sub>ID</sub>	Differential Input Voltage	$\int CLR, CLR#$	0.600			
I <sub>OH</sub>	High-Level Output Current				-8	~^^
I <sub>OL</sub>	Low-Level Output Current				8	mA
T <sub>A</sub>	Operating Free-Air Temperatu	ire	0		70	°C

## **Recommended Operating Conditions**

<sup>1</sup>Guaranteed by design, not 100% tested in production.

Note: Reset# and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless Reset# is low.



## **Electrical Characteristics - DC**

 $T_{\text{A}}$  = 0 - 70°C;  $V_{\text{DD}}$  = 2.5 +/-0.2V (unless otherwise stated)

SYMBOL	PARAMETERS	CONDITIONS		V <sub>DD</sub>	MIN	TYP	MAX	UNITS
VIK		I <sub>I</sub> = -18mA					-1.2	
V <sub>OH</sub>		I <sub>OH</sub> = -6mA		1.7V	1.2			V
V <sub>OL</sub>		$I_{OL} = 6mA$		1.7V			0.5	
I <sub>I</sub>	All Inputs	$V_{I} = V_{DD}$ or GND		1.9V	-5		5	μA
	Standby (Static)	RESET# = GND					100	μA
I <sub>DD</sub>	Operating (Static)	$V_{I} = V_{IH(AC)} \text{ or } V_{IL(AC)},$ RESET# = $V_{DD}$		1.9V		TBD		mA
	Dynamic operating (clock only)	$\begin{split} \text{RESET\#} &= V_{\text{DD}}, \\ \text{V}_{\text{I}} &= V_{\text{IH(AC)}} \text{ or } V_{\text{IL(AC)}}, \\ \text{CLK and CLK\# switching} \\ \text{50\% duty cycle.} \end{split}$	la = 0			TBD		µ/clock MHz
I <sub>DDD</sub>	Dynamic Operating (per each data input) 1:1 mode			1.8V		TBD		µA/ clock
	50% duty cycle. input switching a (per each data input) 1:2 mode 50% duty cycle. input switching a clock frequency, duty cycle					TBD		MHz/data
	Data Inputs	$V_{I} = V_{REF} \pm 350 mV$			2.5		3.5	pF
Ci	CLK and CLK#	$V_{ICR} = 1.25V, V_{I(PP)} = 360n$	۱V		2		3	Ы
	RESET#	$V_{I} = V_{DD}$ or GND				2.5		

Notes:

1 - Guaranteed by design, not 100% tested in production.



## **Timing Requirements**

(over recommended op	perating free-air tempe	erature range, unless	otherwise noted)

SYMBOL	PARAMETERS		MIN	MAX	UNITS
f <sub>clock</sub>	Clock frequency			335	MHz
t <sub>W</sub>	Pulse duration, CK, CK High or	r Low	1		ns
t <sub>ACT</sub>	Differential inputs active time (	See notes 1 and 2)		10	ns
t <sub>INACT</sub>	Differential inputs inactive time	e (See notes 1 and 3)		15	ns
	Setup time	DCS before CK, CK↓, CSR high; CSR before CK, CK↓, DCS high	0.7		ns
+	Setup time	DCS before CK, CK↓, CSR Low	0.5		ns
t <sub>SU</sub>		DODT, DCKE and data before CK, CK $\downarrow$	0.5		ns
	Setup time	PAR_IN before CK, CK $\downarrow$			ns
t <sub>h</sub>	Hold time	DCS, DODT, DCKE and data after CK, CK $\downarrow$	0.50		ns
		PAR_IN after CK, CK $\downarrow$	0.50		ns

**Notes:** 1 - Guaranteed by design, not 100% tested in production.

2 - For data signal input slew rate of 1V/ns.

3 - For data signal input slew rate of 0.5V/ns and < 1V/ns.

4 - CLK/CLK# signal input slew rate of 1V/ns.

## **Switching Characteristics**

(over recommended operating free-air temperature range, unless otherwise noted)

SYMBOL	From	То	V <sub>DD</sub> :	= 1.8V ±0.	1V	UNITS
STWDUL	(Input)	(Output)	MIN	TYP	MAX	UNITS
fmax			335			MHz
t <sub>PDM</sub> <sup>1</sup>	CLK, CLK#	Q	1.41		1.75	ns
t <sub>PDMSS</sub> <sup>2</sup>	CLK, CLK#	Q			1.95	ns
t <sub>phl</sub>	RESET#	Q			3	ns

Notes: 1. Includes 350ps test-load transmission-line delay

2. Guaranteed by design, not 100% tested in production.

## **Output Buffer Characteristics**

Output edge rates over recommended operating free-air temperature range (See figure 7)

PARAMETER	V <sub>DD</sub> = 1.8	3V ± 0.1V	UNIT		
	MIN	MAX	ONIT		
dV/dt_r	1	4	V/ns		
dV/dt_f	1	4	V/ns		
$dV/dt_{\Delta}^{1}$		1	V/ns		

1. Difference between dV/dt\_r (rising edge rate) and dV/dt\_f (falling edge rate)



# ICSSSTUF32864A



- Notes: 1. CL incluces probe and jig capacitance.
  - 2.  $I_{DD}$  tested with clock and data inputs held at  $V_{DD}$  or GND, and Io = 0mA.
  - 3. All input pulses are supplied by generators having the following chareacteristics: PRR  $\leq$ 10 MHz, Zo=50 $\Omega$ , input slew rate = 1 V/ns ±20% (unless otherwise specified).
  - 4. The outputs are measured one at a time with one transition per measurement.
  - 5.  $V_{REF} = V_{DD}/2$
  - 6.  $V_{IH} = V_{REF} + 250 \text{ mV}$  (ac voltage levels) for differential inputs.  $V_{IH} = V_{DD}$  for LVCMOS input.
  - 7. VIL = VREF 250 mV (ac voltage levels) for differential inputs. VIL = GND for LVCMOS input.
  - 8.  $V_{ID} = 600 \text{ mV}$
  - 9. tPLH and tPHL are the same as tPDM.

# ICSSSTUF32864A











VOLTAGE WAVEFORMS – LOW-TO-HIGH SLEW-RATE MEASUREMENT



- Notes: 1. C<sub>L</sub> includes probe and jig capacitance.
  - 2. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10MHz, Z<sub>O</sub> = 50\Omega, input slew rate = 1 V/ns ±20% (unless otherwise specified).

# ICSSSTUF32864A





ALL DIMENSIONS IN MILLIMETERS

				BALL GRID		Max.			REF. DIMENSIONS	
D	E	Т	е	HORIZ	VERT	TOTAL	d	h	b	С
		Min/Max					Min/Max	Min/Max		
16.00 Bsc	5.50 Bsc	1.30/1.50	0.80 Bsc	6	19	114	0.40/0.50	0.31/0.41	0.80	0.75
13.50 Bsc	5.50 Bsc	1.30/1.50	0.80 Bsc	6	16	96	0.40/0.50	0.25/0.41	0.75	0.75
7.00 Bsc	4.50 Bsc	0.86/1.00	0.65 Bsc	6	10	60	0.35/0.45	0.15/0.21	0.575	0.625

Note: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.

\* Source Ref.: JEDEC Publication 95, MO-205

# **Ordering Information**



0987B-09/28/04

10-0055C