

### **General Description**

The DS1089L is a clock generator that produces a spread spectrum (dithered) square-wave output of frequencies from 130kHz to 66.6MHz. The DS1089L is shipped from the factory programmed at a specific frequency. The DS1089L is pin-for-pin compatible with the DS1087L, however, the DS1089L dithers at equal percentages above and below the center frequency. The user still has access to the internal frequency divider, selectable ±1%, ±2%, ±4%, or ±8% dithered output, dithering rate, and programmable output powerdown/disable mode through an I<sup>2</sup>C-compatible programming interface. All the device settings are stored in nonvolatile (NV) EEPROM allowing it to operate in stand-alone applications. The DS1089L also has power-down and output-enable control pins for powersensitive applications.

Automotive Infotainment

**Computer Peripherals** 

POS Terminals Cable Modems

Printers Copiers

### **Applications**

## \_ Features

- Factory-Programmed Square-Wave Generator from 33.3MHz to 66.6MHz
- Center Frequency Remains Constant Independent of Dither Percentage
- No External Timing Components Required
- EMI Reduction
- Variable Dither Frequency
- User Programmable Down to 130kHz with Divider (Dependent on Master Oscillator Frequency)
- ♦ ±1%, ±2%, ±4%, or ±8% Selectable Dithered Output
- Glitchless Output-Enable Control
- ♦ I<sup>2</sup>C-Compatible Serial Interface
- Nonvolatile Settings
- Power-Down Mode
- Programmable Output Power-Down/Disable Mode

Orderina	Information
Viueinig	mormation

PART	TEMP RANGE	PIN-PACKAGE
DS1089LU-yxx*	-40°C to +85°C	8 µSOP (118 mil)

\*See Standard Frequency Options Table.

Pin Configuration and Typical Operating Circuits appear at end of data sheet.

### Standard Frequency Options

PART	FREQUENCY (MHz)	SPREAD (±%)	DITHER FREQUENCY
DS1089LU-21G	14.7456	1	f <sub>MOSC</sub> / 4096
DS1089LU-4CL	18.432	2	f <sub>MOSC</sub> / 4096
DS1089LU-22F	24.576	1	f <sub>MOSC</sub> / 2048
DS1089LU-23C	33.3	1	f <sub>MOSC</sub> / 4096
DS1089LU-450	50.0	2	f <sub>MOSC</sub> / 4096
DS1089LU-866	66.6	4	f <sub>MOSC</sub> / 4096
DS1089LU-yxx	Fixed up to 66.6	1, 2, 4, or 8	f <sub>MOSC</sub> / 2048 or 4096 or 8192

Add "/T" for Tape and Reel.

Custom frequencies available, contact factory.

EconOscillator is a trademark of Dallas Semiconductor Corp.



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## **ABSOLUTE MAXIMUM RATINGS**

Voltage on V <sub>CC</sub> Relative to Ground	0.5V to +6.0V
Voltage on SPRD, PDN, OE, SDA,	
SCL Relative to Ground*	0.5V to (V <sub>CC</sub> + 0.5V)
Operating Temperature Range	40°C to +85°C

Programming Temperature Rang	e0°C to +70°C
Storage Temperature Range	55°C to +125°C
Soldering Temperature	See IPC/JEDEC J-STD-020A

\*This voltage must not exceed 6.0V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
Supply Voltage	Vcc	(Note 1)	2.7	3.3	3.6	V
High-Level Input Voltage (SDA, SCL, SPRD, PDN, OE)	VIH		0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
Low-Level Input Voltage (SDA, SCL, SPRD, PDN, OE)	VIL		-0.3		0.3 x V <sub>CC</sub>	V

### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2.7V \text{ to } +3.6V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
High-Level Output Voltage (OUT)	VOH	$I_{OH} = -4mA$ , $V_{CC} = min$	2.4			V
Low-Level Output Voltage (OUT)	Vol	$I_{OL} = 4mA$			0.4	V
	V <sub>OL1</sub>	3mA sink current			0.4	N/
Low-Level Output Voltage (SDA)	V <sub>OL2</sub>	6mA sink current			0.6	V
High-Level Input Current	IIН	$V_{IH} = V_{CC}$			1	μA
Low-Level Input Current	١ <sub>١L</sub>	$V_{IL} = OV$	-1			μA
Supply Current (Active)	Icc	$C_L = 15 pF$ , $f_{OUT} = f_{MOSCmax}$			12	mA
Standby Current (Power-Down)	Icco	Power-down mode			10	μA

## MASTER OSCILLATOR CHARACTERISTICS

 $(V_{CC} = +2.7V \text{ to } +3.6V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

PARAMETER	SYMBOL	со	NDITION	MIN	ΤΥΡ ΜΑ	X UNIT	гs
Internal Master Oscillator Frequency	fMOSC			33.3	66.	6 MHz	Z
Master Oscillator Frequency Tolerance	$\frac{\Delta f_{MOSC}}{f_{MOSC}}$	$V_{CC} = 3.3V,$ $T_A = +25^{\circ}C$ (Notes	V <sub>CC</sub> = 3.3V, T <sub>A</sub> = +25°C (Notes 2, 10)		+0.	5 %	
Voltage Frequency Variation	$\frac{\Delta f}{f_{MOSC}}$	$T_A = +25^{\circ}C$ (Note 3	T <sub>A</sub> = +25°C (Note 3)		+0.7	5 %	
Temperature Frequency Variation	Δf	$V_{CC} = 3.3 V_{r}$	$T_A = 0^{\circ}C \text{ to } +85^{\circ}C$	-0.75	+0.7	5 %	
(Note 4)	f <sub>MOSC</sub>	four = fMOSCmax	$T_A = -40^{\circ}C$ to $0^{\circ}C$	-2.00	+0.7		
		J3 = J2 = GND			±1		
Dither Frequency Range		$J3 = GND, J2 = V_C$	С		±2	~ %	
(Note 5)		$J3 = V_{CC}, J2 = GN$	D		±4	%	
		$J3 = J2 = V_{CC}$			±8		
	$J1 = GND, J0 = V_{CC}$		f <sub>N</sub>	10SC / 2048			
Dither Frequency (Note 5)	fmod	$J1 = V_{CC}, J0 = GND$		f <sub>MOSC</sub> / 4096		Hz	<u>′</u>
		$J1 = J0 = V_{CC}$		fℕ	10SC / 8192		

## **AC ELECTRICAL CHARACTERISTICS**

(V\_{CC} = +2.7V to +3.6V, T\_A = -40°C to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
Frequency Stable After PRESCALER Change					1	Period
Power-Up Time	tpor + tstab	(Note 6)		40	200	μs
Enable of OUT After Exiting Power-Down Mode	t <sub>STAB</sub>	(Note 6)			512	clock cycles
OUT Disabled After Entering Power-Down Mode	tpdn			7		μs
Load Capacitance	CL			15	50	рF
Output Duty Cycle (f <sub>OUT</sub> )				50		%

## AC ELECTRICAL CHARACTERISTICS—I<sup>2</sup>C INTERFACE

(V<sub>CC</sub> = +2.7V to +3.6V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Timing referenced to V<sub>IL(MAX)</sub> and V<sub>IH(MIN)</sub>.)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	МАХ	UNITS
SCL Clock Frequency	fscl	(Note 7)	0	400	kHz
Bus Free Time Between Stop and Start Conditions	t <sub>BUF</sub>		1.3		μs
Hold Time (Repeated) Start Condition	<sup>t</sup> HD:STA		0.6		μs
Low Period of SCL	tLOW		1.3		μs
High Period of SCL	thigh		0.6		μs
Data Hold Time	t <sub>hd:dat</sub>		0	0.9	μs
Data Setup Time	tsu:dat		100		ns
Start Setup Time	tsu:sta		0.6		μs
SDA and SCL Rise Time	t <sub>R</sub>	(Note 8)	20 + 0.1C <sub>B</sub>	300	ns
SDA and SCL Fall Time	tF	(Note 8)	$20 + 0.1C_B$	300	ns
Stop Setup Time	tsu:sto		0.6		μs
SDA and SCL Capacitive Loading	CB	(Note 8)		400	pF
EEPROM Write Time	twR	(Note 9)	10	20	ms

## NONVOLATILE MEMORY CHARACTERISTICS

 $(V_{CC} = +2.7V \text{ to } +3.6V)$ 

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	МАХ	UNITS
Writes		+70°C	10,000			

**Note 1:** All voltages are referenced to ground.

Note 2: This is the absolute accuracy of the master oscillator frequency at the default settings with spread disabled.

Note 3: This is the change that is observed in master oscillator frequency with changes in voltage at  $T_A = +25^{\circ}C$ .

Note 4: This is the change that is observed in master oscillator frequency with changes in temperature at  $V_{CC} = 3.3V$ .

Note 5: The dither deviation of the master oscillator frequency is biderectional and results in an output frequency centered at the undithered frequency.

Note 6: This indicates the time elapsed between power-up and the output becoming active. An on-chip delay is intentionally introduced to allow the oscillator to stabilize. tSTAB is equivalent to 512 master clock cycles and will depend on the programmed master oscillator frequency.

Note 7: Timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I<sup>2</sup>C standard-mode timing.

Note 8: CB-total capacitance of one bus line in picofarads.

Note 9: EEPROM write time applies to all the EEPROM memory and SRAM shadowed EEPROM memory when WC = 0. The EEPROM write time begins after a stop condition occurs.

Note 10: Typical frequency shift due to aging is ±0.25%. Aging stressing includes Level 1 moisture reflow conditioning (24hr) +125°C bake, 168hr +85°C/85°RH moisture soak, and three solder reflow passes +260 +0/-5°C peak) followed by 408hr max V<sub>CC</sub> biased 125°C HTOL, 500 temperature cycles at -55°C to +125°C, 96hr +130°C/85%RH/3,6V HAST and 168hr +121°C/2 ATM Steam/Unbiased Autoclave.

DS1089L



### **Typical Operating Characteristics**



(V<sub>CC</sub> = 3.3V, T<sub>A</sub> =  $+25^{\circ}$ C, unless otherwise noted.)



## Pin Description

PIN	NAME	FUNCTION
1	OUT	Oscillator Output
2	SPRD	Dither Enable. When the pin is high, the dither is enabled. When the pin is low, the dither is disabled.
3	Vcc	Power Supply
4	GND	Ground
5	OE	Output Enable. When the pin is high, the output buffer is enabled. When the pin is low, the output is disabled but the internal master oscillator is still on.
6	PDN	Power-Down. When the pin is high, the master oscillator is enabled. When the pin is low, the master oscillator and the output buffer are disabled (power-down mode).
7	SDA	I <sup>2</sup> C Serial Data. This pin is for serial data transfer to and from the device.
8	SCL	I <sup>2</sup> C Serial Clock. This pin is used to clock data into and out of the device.

## **Typical Operating Characteristics (continued)**

**DS1089L** 

\_\_\_\_\_

#### PDN H/W GATED OUTPUT 0E DS1089L SDA CONTROL REGISTERS OUTPUT CONTROL 1<sup>2</sup>C I<sup>2</sup>C SERIAL ADDRESS INTERFACE S/W GATED OUTPUT BITS SCL ADDR FACTORY-PRESCALER ŌĒ J3 J2 Х WC A2 A1 A0 PROGRAMMED SYNCED <sup>f</sup>out fMOSC fosc MASTER WRITE FF ► OUT OUTPUT DIVIDE BY 1, 2, 4, OSCILLATOR COMMAND BUFFER 8, 16, 32, 64, EEPROM 128, OR 256 33.3MHz TO WRITE 66.6MHz CONTROL f<sub>MOD</sub> EEPROM DITHER RATE TRIANGLE-DITHER % WAVF fmosc GENERATOR Vcc 10 P3 J1 J0 Х P2 P1 P0 HIZ $V_{\text{CC}}$ PRESCALER SETTING GND OUTPUT CONFIGURATION PRESCALER SPRD

## Block Diagram

DS1089L

### **Detailed Description**

### **Master Oscillator**

The internal master oscillator is capable of generating a square wave with a 33.3MHz to 66.6MHz frequency range. The master oscillator frequency ( $f_{MOSC}$ ) is factory programmed, and is specified in the *Ordering Information*.

### Prescaler

The user can program the prescaler divider to produce an output frequency (f<sub>OUT</sub>) as low as 130kHz using bits P0, P1, P2, and P3 in the PRESCALER register. The output frequency can be calculated using Equation 1. Any value programmed greater than  $2^8$  will be decoded as  $2^8$ . See Table 1 for prescaler divider settings.

#### **Equation 1**

Output Frequency (Hz) 
$$f_{OSC} = \frac{f_{MOSC}}{2^{x}}$$

where x = P3, P2, P1, P0



### Table 1. Prescaler Divider Settings

BITS P3, P2, P1, P0	2 <sup>x</sup> =	fout = fosc			
0000	1	f <sub>MOSC</sub>			
0001	2	f <sub>MOSC</sub> / 2			
0010	4	f <sub>MOSC</sub> / 4			
0011	8	f <sub>MOSC</sub> / 8			
0100	16	f <sub>MOSC</sub> / 16			
0101	32	f <sub>MOSC</sub> / 32			
0110	64	f <sub>MOSC</sub> / 64			
0111	128	f <sub>MOSC</sub> / 128			
1000	256	f <sub>MOSC</sub> / 256			
1111	256	f <sub>MOSC</sub> / 256			

7

#### **Output Control**

Two user control signals control the output. The output enable pin (OE) gates the output buffer and the powerdown pin (PDN) disables the master oscillator and turns off the output for power-sensitive applications. (**Note:** the power-down command must persist for at least two output frequency cycles plus  $10\mu$ s for deglitching purposes.) On power-up, the output is disabled until power is stable and the master oscillator has generated 512 clock cycles.

Additionally, the OE input is OR'ed with the  $\overline{OE}$  bit in the ADDR register, allowing for either hardware or software gating of the output waveform (see the *Block Diagram*).

Both controls feature a synchronous enable, which ensures that there are no output glitches when the output is enabled. The synchronous enable also ensures a constant time interval (for a given frequency setting) from an enable signal to the first output transition.

#### **Dither Generator**

The DS1089L has the ability to reduce radiated emission peaks. The output frequency can be dithered by  $\pm 1\%$ ,  $\pm 2\%$ ,  $\pm 4\%$ , or  $\pm 8\%$  symmetrically around the programmed center frequency. Although the output frequency changes when the dither is enabled, the duty cycle does not change.

The dither rate (f<sub>MOD</sub>) is controlled by the J0 and J1 bits in the PRESCALER register and is enabled with the SPRD pin. The maximum spectral attenuation occurs when the prescaler is set to 1. The spectral attenuation is reduced by 2.7dB for every factor of 2 that is used in the prescaler. This happens because the prescaler's divider function tends to average the dither in creating the lower frequency. However, the most stringent spectral emission limits are imposed on the higher frequencies where the prescaler is set to a low divider ratio.

A triangle-wave generator injects an offset element into the master oscillator to dither its output. The dither rate can be calculated based on the master oscillator frequency (see Equation 2).

#### Equation 2

$$f_{MOD} = \frac{f_{MOSC}}{n}$$

where  $f_{MOD}$  = dither frequency,  $f_{MOSC}$  = master oscillator frequency, and n = divider setting (see Table 2).

#### **Dither Percentage Settings**

The dither amplitude (measured in percentage of the master oscillator center frequency) is set using the J2 and J3 bits in the ADDR register. This circuit uses a sense current from the master oscillator bias circuit to adjust the amplitude of the triangle-wave signal to a voltage level that modulates the master oscillator to a percentage of its factory-programmed center frequency. This percentage is set in the application to be  $\pm 1\%$ ,  $\pm 2\%$ ,  $\pm 4\%$ , or  $\pm 8\%$  (see Table 3).

The location of bits P3, P2, P1, P0, J1, and J0 in the PRESCALER register and bits J3 and J2 in the ADDR register are shown in the *Register Summary* section.

#### Table 2. Dither Frequency Settings

BITS J1, J0	DITHER FREQUENCY				
00	No dither				
01	f <sub>MOSC</sub> / 2048				
10	f <sub>MOSC</sub> / 4096				
11	f <sub>MOSC</sub> / 8192				

### Table 3. Dither Percentage Settings

BITS J3, J2	DITHER AMOUNT
00	±1%
01	±2%
10	±4%
11	±8%

When dither is enabled (by selecting a dither frequency setting greater than 0 with SPRD high), the master oscillator frequency is dithered around the center frequency by the selected percentage from the programmed f<sub>MOSC</sub> (see Figure 2). For example, if f<sub>MOSC</sub> is programmed to 40MHz (factory setting) and the dither amount is programmed to ±1%, the frequency of f<sub>MOSC</sub> will dither between 39.6MHz and 40.4MHz at a modulation frequency determined by the selected dither frequency. Continuing with the same example, if J1 = 0 and J0 = 1, selecting f<sub>MOSC</sub> / 2048, then the dither frequency would be 19.531kHz.

### **Register Summary**

The DS1089L registers are used to change the dither amount, output frequency, and slave address. A bit summary of the registers is shown in Table 4. Once programmed into EEPROM, the settings only need to be reprogrammed if it is desired to reconfigure the device.

#### **PRESCALER** Register

- Bits 7 to 6: **Dither Frequency.** The J1 and J0 bits control the dither frequency applied to the output. See Table 2 for divider settings. If either of bits J1 or J0 is high and SPRD is high, dither is enabled.
- Bit 5: **Output Low or Hi-Z.** The LO/HIZ bit determines the state of the output during power-down. While the output is deactivated, if the LO/HIZ bit is set to 0, the output will be high impedance (high-Z). If the LO/HIZ bit is set to 1, the output will be driven low.

### Bit 4: Reserved.

Bits 3 to 0: **Prescaler Divider.** The prescaler bits (bits P3 to P0) divide the master oscillator frequency by 2<sup>x</sup> where x can be from 0 to 8. Any prescaler bit value entered that is greater than 8 will decode as 8. See Table 1 for prescaler settings.



Figure 2. Output Frequency vs. Dither Rate

- ADDR Register Bits 7 to 6: Dither Percentage. The J3 and J2 bits control the selected dither amplitude (%). When both J3 and J2 are set to 0, the default dither rate is ±1%.
- Bit 5: **Output Enable.** The  $\overline{OE}$  bit and the OE pin state determine if the output is on when the device is active ( $\overline{PDN} = V_{IH}$ ). If ( $\overline{OE} = 0$  OR OE is high) AND the  $\overline{PDN}$  pin is high, the output will be driven.

### Bit 4: Reserved.

- Bit 3: Write Control. The WC bit determines if the EEPROM is to be written after register contents have been changed. If WC = 0 (default), EEPROM is written automatically after a write. If WC = 1, the EEPROM is only written when the WRITE EE command is issued. See the WRITE EE Command section for more information.
- Bits 2 to 0: Address. The A0, A1, A2 bits determine the lower nibble of the I<sup>2</sup>C slave address.

REGISTER	ADDR	BIT7	BINARY					BIT0	DEFAULT	ACCESS	
PRESCALER	02h	J1	JO	LO/ HIZ	Х	P3	P2	P1	P0	xx00xxxxb	R/W
ADDR	0Dh	73	J2	ŌĒ	Х	WC	A2	A1	A0	xx100000b	R/W
WRITE EE	3Fh		No Data								—

Table 4. Register Summary

X = "don't care"

*x* = values depend on custom settings



DS1089L

### WRITE EE Command

The WRITE EE command is useful in closed-loop applications where the registers are frequently written. In applications where the register contents are frequently written, the WC bit should be set to 1 to prevent wearing out the EEPROM. Regardless of the value of the WC bit, the value of the ADDR register is always written immediately to EEPROM. When the WRITE EE command has been received, the contents of the registers are written into the EEPROM, thus locking in the register settings.

### I<sup>2</sup>C Serial Port Operation



Figure 3. I<sup>2</sup>C Data Transfer Protocol



Figure 4. Slave Address Byte

BALLAS JULIXIJU



Figure 5. I<sup>2</sup>C AC Characteristics



Figure 6. I<sup>2</sup>C Transactions

## Applications Information

#### **Power-Supply Decoupling**

To achieve the best results when using the DS1089L, decouple the power supply with  $0.01\mu$ F and  $0.1\mu$ F high-quality, ceramic, surface-mount capacitors. Surface-mount components minimize lead inductance, which improves performance, and ceramic capacitors

tend to have adequate high-frequency response for decoupling applications. These capacitors should be placed as close to the  $V_{CC}$  and GND pins as possible.

#### **Stand-Alone Mode**

SCL and SDA cannot be left floating even in standalone mode. If the DS1089L will never need to be programmed in-circuit, including during production testing, SDA and SCL can be connected high.



11



## Pin Configuration



### Chip Topology

TRANSISTOR COUNT: 5985 SUBSTRATE CONNECTED TO GROUND

### **Package Information**

For the latest package outline information, go to **www.maxim-ic.com/DallasPackInfo**.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### 12

\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products.

DALLAS is a registered trademark of Dallas Semiconductor Corporation.

Printed USA