

General Description

The MAX19700 evaluation system (EV system) consists of a MAX19700 evaluation kit (EV kit), a companion Maxim command module (CMOD232) interface board, and software. Order the complete EV system (MAX19700EVCMOD2) for comprehensive evaluation of the MAX19700 using a personal computer. Order the EV kit (MAX19700EVKIT) if the command module has already been purchased with a previous Maxim EV system, or for custom use in other microcontroller-based (µC) systems.

The MAX19700 EV kit is a fully assembled and tested circuit board that contains all the components necessary to evaluate the performance of the MAX19700 analog front-end (AFE). The MAX19700 integrates a dual receive analog-to-digital converter (Rx ADC), a dual transmit digital-to-analog converter (Tx DAC), a 1.024V internal voltage reference, and three low-speed serial DACs. The EV kit board accepts AC- or DC-coupled, differential or single-ended analog inputs for the Rx ADC and includes circuitry that converts the Tx DAC differential output signals to single-ended analog outputs. The EV kit includes circuitry that generates a clock signal from an AC sine-wave input signal. The EV kit operates from a +3.0V analog power supply, a +1.8V digital power supply, a +3.0V clock power supply, and ±5V bipolar power supplies.

The Maxim command module interface board (CMOD232) allows a PC to use its serial port to emulate an SPI™ 3-wire interface. Windows 98/2000/XP®-compatible software, which can be downloaded from www.maxim-ic.com, provides a user-friendly interface to exercise the features of the MAX19700. The program is menu driven and offers a graphical user interface (GUI) with control buttons and a status display.

Features

- ♦ ADC/DAC Sampling Rate Up to 7.5Msps
- ♦ Low-Voltage and Power Operation
- ♦ Adjustable Gain Low-Speed DAC Buffers
- ♦ On-Board Clock-Shaping Circuitry
- ♦ On-Board Level-Translating I/O Drivers
- ♦ Assembled and Tested
- ♦ Include Windows 98/2000/XP-Compatible Software

Ordering Information

PART	TEMP RANGE	IC PACKAGE	SPI INTERFACE TYPE
MAX19700EVKIT	0°C to +70°C	48 TQFN	Not included
MAX19700EVCMOD2	0°C to +70°C	48 TQFN	CMOD232

Note: The MAX19700 EV kit software is provided with the MAX19700EVKIT; however, the CMOD232 board is required to interface the EV kit to the computer when using the included software

MAX19700 EV Kit Files

PROGRAM	DESCRIPTION
INSTALL.EXE	Installs the EV kit software
MAX19700.EXE	Application program
HELPFILE.HTM	MAX19700 EV kit help file
UNINST.INI	Uninstalls the EV kit software

SPI is a trademark of Motorola, Inc. Windows is a registered trademark of Microsoft Corp.

_____Component List

DESIGNATION 01.7	QTY	DESCRIPTION
C1–C6, C17, C21, C23, C25, C28, C29, C37–C40, C45–C48, C73–C76, C78, C80, C81, C84,	29	0.1µF ±20%, 10V X5R ceramic capacitors (0402) TDK C1005X5R1A104M
C7-C10	4	22pF ±5%, 50V C0G ceramic capacitors (0402) TDK C1005C0G1H220J
C11, C31-C36	0	Not installed (0402)
C12	0	Not installed (0603)
C13, C14, C82	3	1000pF ±5%, 50V C0G ceramic capacitors (0603) TDK C1608C0G1H102J
C15, C16	2	0.47µF ±10%, 10V X5R ceramic capacitors (0603) TDK C1608X5R1A474K
C18, C19, C20, C67–C72	9	1.0µF ±20%, 6.3V X5R ceramic capacitors (0402) TDK C1005X5R0J105M
C22, C24, C26, C27	4	0.1µF ±20%, 6.3V X5R ceramic capacitors (0201) TDK C0603X5R0J104M
C30, C41–C44, C77, C86	7	2.2µF ±20%, 6.3V X5R ceramic capacitors (0603) TDK C1608X5R0J225M
C49-C60	12	220µF ±20%, 6.3V tantalum capacitors (C-case) AVX TPSC227M006R0250
C61-C66	6	10μF ±20%, 10V X5R ceramic capacitors (1210) TDK C3225X5R1A106M
C79	1	0.01µF ±5%, 25V C0G ceramic capacitor (0603) TDK C1608C0G1E103J
C83	1	0.47µF ±20%, 6.3V X5R ceramic capacitor (0402) TDK C1005X5R0J474K

DESIGNATION	QTY	DESCRIPTION
D1	1	Dual Schottky diode (SOT23) Zetex BAS70-04 Central Semiconductor CMPD6263S Vishay BAS70-04 Diodes INC BAS70-04
J1	1	2 x 20 right-angle female connector
J2, J3, J5, J6, J8, J9, J10, J12, J13	9	SMA PC mount connectors
J4, J7	2	2-pin headers
J11	1	Dual-row, 40-pin header
JU1	1	Jumper, dual-row, 6-pin header
JU2, JU3, JU5, JU6	4	Jumpers, 3-pin headers
JU4	1	Jumper, 2-pin header
R1–R4, R55, R56, R61	7	49.9Ω ±1% resistors (0603)
R5–R16, R37–R42, R64, R65	0	Not installed (0402)
R17-R20	4	24.9Ω ±1% resistors (0402)
R21-R24, R25-R36, R43-R46, R62, R66	0	Not installed (0603)
R47-R54	8	10k Ω ±1% resistors (0603)
R57, R58	2	4.02kΩ ±1% resistors (0603)
R59	1	6.04kΩ ±1% resistor (0603)
R60	1	2.0kΩ ±1% resistor (0603)
R63	1	$5k\Omega$ potentiometer, 19-turn, 3/8in Vishay T93YB-5K-10-D06
RA1, RA2	2	100Ω ±5% resistor arrays Panasonic EXB-2HV-101J
RA3, RA4	2	51Ω ±5% resistor arrays Panasonic EXB-2HV-510J
RA5, RA6	2	Not installed (1206)
T1, T2	2	1:1 RF transformers Coilcraft TTWB3010-1
TP1-TP5	5	Test points (black)

Component List (continued)

DESIGNATION	QTY	DESCRIPTION
U1	1	Maxim MAX19700ETM (48-pin thin QFN 7mm x 7mm)
U2	1	20-bit dual-supply bus transceiver (56-pin TSSOP) Texas Instruments SN74AVCH20T245GR
U3	1	Maxim MAX9113ESA (8-pin SO)
U4, U5	2	Maxim MAX4108ESA (8-pin SO)
U6	1	Maxim MAX4478AUD (14-pin TSSOP)

DESIGNATION	QTY	DESCRIPTION
U7	1	Maxim MAX3023EUD (14-pin TSSOP) Maxim MAX3027EUD (14-pin TSSOP)
U8	1	Dual-supply 5-bit signal translator (14-pin DQFN) Fairchild FXL5T244
None	8	Shunts
None	1	MAX19700 PC board
None	1	MAX19700 EV kit software (CD-ROM)
		·

Component Suppliers

SUPPLIER	PHONE	FAX	WEBSITE
AVX	843-946-0238	843-626-3123	www.avxcorp.com
Central Semiconductor	631-435-1110	631-435-1824	www.centralsemi.com
Coilcraft	847-639-6400	847-639-1469	www.coilcraft.com
Diodes Inc.	805-446-4800	805-446-4850	www.diodes.com
Fairchild	888-522-5372	_	www.fairchildsemi.com
Panasonic	714-373-7366	714-737-7323	www.panasonic.com
TDK	847-803-6100	847-390-4405	www.component.tdk.com
Texas Instruments	972-644-5580	214-480-7800	www.ti.com
Vishay/Vitramon	203-268-6261	203-452-5670	www.vishay.com
Zetex USA	631-543-7100	631-864-7630	www.zetex.com

Note: Indicate that you are using the MAX19700 when contacting these component suppliers.

Quick Start

Recommended Equipment

DC power supplies:

Analog (VDD) +3.0V, 100mA
Clock (CVDD) +3.0V, 100mA
Digital (OVDD) +1.8V, 100mA
Buffers (BVCC) +3.3V, 100mA
Op-Amp Positive (VOP) +5.0V, 250mA
Op-Amp Negative (VON) -5.0V, 250mA

- Signal generator with low phase noise and low jitter for clock input signal (e.g., HP 8662A, HP 8644B)
- Two signal generators with low phase noise for analog signal inputs (e.g., HP 8662A, HP 8644B)
- Logic analyzer or data-acquisition system (e.g., HP 16500C, TLA621)

- Analog bandpass filters (e.g., Allen Avionics, K&L Microwave) for input signals and clock signal
- Two spectrum analyzers (e.g., HP 8560E)
- One 10-bit digital pattern generator (e.g., Tektronix DG2020A)

Procedure

The MAX19700 EV kit is a fully assembled and tested surface-mount board. Follow the steps below to verify board operation. **Do not turn on power supplies or enable signal/data generators until all connections are completed.**

Command Module Setup

- Set both switches at SW1 to the OFF position to disable the SDA/SCL pullup resistors.
- 2) Place a shunt across pins 1-2 of the VDD select jumper (command module working voltage set to +3.3V).

- 3) Connect a cable from the computer's serial port to the command module (CMOD232) interface board. Use a *straight-through* 9-pin male-to-female cable. To avoid damaging the EV kit or computer, do not use a 9-pin null-modem cable or any other proprietary interface cable that is physically similar to the straight-through cable.
- 4) Connect the provided wall-cube power supply to the CMOD232 board.

EV Kit Software Setup

5) The MAX19700.EXE software program can be run from the CD-ROM or hard drive. Use the INSTALL.EXE program to copy the files and create icons in the Windows 98/2000/XP **Start** menu.

EV Kit Setup

- 6) Verify that shunts are installed in the following locations:
 - JU1 (1-2) $\rightarrow \overline{CS}$ Connected
 - JU1 (3-4) → SCLK Connected
 - JU1 (5-6) → DIN Connected
 - JU2 (1-2) → MAX19700 Enabled
 - JU4 (Installed) → Internal Reference Enabled
 - JU5 (1-2) → Digital Bus Level Shifting Enabled
 - JU6 (2-3) \rightarrow Reserved
- 7) Connect a +3.0V, 100mA power supply to VDD. Connect the ground terminal of this supply to GND.
- 8) Connect a +3.0V, 100mA power supply to CVDD. Connect the ground terminal of this supply to GND.
- Connect a +1.8V, 100mA power supply to OVDD. Connect the ground terminal of this supply to DGND.
- Connect a +3.3V, 100mA power supply to BVCC. Connect the ground terminal of this supply to DGND.
- 11) Connect a +5V, 250mA power supply to VOP. Connect the ground terminal of this supply to GND.
- 12) Connect a -5V, 250mA power supply to VON. Connect the ground terminal of this supply to GND.
- 13) Carefully align the 40-pin connector of the MAX19700 EV kit (J1) with the 40-pin header of the CMOD232 interface board (P4). Gently press them together.

- 14) The MAX19700 supports three modes of operation:
 - a. To connect a logic analyzer to the EV kit and test the Rx ADCs, skip to step 15.
 - b. To connect a spectrum analyzer to the EV kit and test the Tx DACs, skip to step 36.
 - c. To connect an ASIC or FPGA to the EV kit, see the *Configuring for ASIC/FPGA Connection* section in this document.

Rx ADC Setup

- 15) Ensure that a shunt is placed across pins 2 and 3 of jumper JU3.
- 16) Connect the clock signal generator to the input of the clock bandpass filter.
- 17) Connect the output of the clock bandpass filter to the EV kit SMA connector labeled J10.
- 18) Connect the first analog signal generator to the input of the desired bandpass filter.
- 19) Connect the output of the bandpass filter to the EV kit SMA connector labeled J3 (I channel).
- 20) Connect the second analog signal generator to the input of the desired bandpass filter.
- 21) Connect the output of the bandpass filter to the EV kit SMA connector labeled J6 (Q channel).
- 22) Ensure that all signal generators are phase-locked to a common reference frequency.
- 23) Connect the logic analyzer to J11. See the *Digital Data Bit Locations* section in this document for header connections.
- 24) Set the logic analyzer to capture 10-bit CMOS data on the falling edge for the I channel (J3) or the rising edge for the Q channel (J6).
- 25) Turn on the -5V power supply.
- 26) Turn on all remaining power supplies.
- 27) Plug the CMOD232 wall cube into an electrical outlet.
- 28) Enable the signal generators.
- 29) Set the clock signal generator to output a 7.5MHz signal. The amplitude of the generator should be sufficient to produce a 13.8dBm signal at the SMA input of the EV kit. Insertion losses due to the seriesconnected filter (step 16) and the interconnecting cables will decrease the amount of power seen at the EV kit input. Account for these losses when setting the signal-generator amplitude.

- 30) Set the analog input signal generators to output the desired frequency. The amplitude of the generator should produce a signal that is no larger than 4.5dBm as measured at the SMA input of the EV kit. Insertion losses due to the series-connected filter (steps 18 and 20) and the interconnecting cables will decrease the amount of power seen at the EV kit input. Account for these losses when setting the signal generator amplitude.
- 31) Start the MAX19700 program by opening its icon in the **Start** menu.
- 32) Normal device operation can be verified by the "Status: Interface Board Operational" text in the Interface box.
- Click the POR Reset button on the MAX19700 EV kit software GUI.
- 34) Enable the logic analyzer.
- 35) Capture data using the logic analyzer.

Tx DAC Setup

- 36) Ensure that a shunt is placed across pins 1 and 2 of jumper JU3.
- 37) Connect the clock signal generator to the input of the clock bandpass filter.
- 38) Connect the output of the clock bandpass filter to the EV kit SMA connector labeled J10.
- 39) Connect the output of the clock signal generator to the data generator synchronization input.
- 40) Connect the first spectrum analyzer to the EV kit SMA connector labeled J8 (Q channel).
- 41) Connect the second spectrum analyzer to the EV kit SMA connector labeled J9 (I channel).
- 42) Connect the data generator to J11. See the *Digital Data Bit Locations* section in this document for header connections.
- 43) Turn on the -5V power supply.
- 44) Turn on all remaining power supplies.
- 45) Plug the CMOD232 wall cube into an electrical outlet.
- 46) Enable the signal generator.
- 47) Set the clock signal generator to output a 7.5MHz signal. The amplitude of the generator should be sufficient to produce a 16dBm signal at the SMA input of the EV kit. Insertion losses due to the seriesconnected filter (step 37) and the interconnecting cables will decrease the amount of power seen at the EV kit input. Account for these losses when setting the signal generator amplitude.

- 48) Load the desired test pattern into the data generator. Data clocked on the rising edge of the clock is transmitted to the Q channel. Data clocked on the falling edge of the clock is transmitted to the I channel.
- 49) Start the MAX19700 program by opening its icon in the **Start** menu.
- 50) Normal device operation can be verified by the "Status: Interface Board Operational" text in the Interface box.
- 51) Click the POR Reset button on the MAX19700 EV kit software GUI.
- 52) Enable the pattern generator.
- 53) Enable the spectrum analyzers.
- 54) Analyze the data on the EV kit outputs (J8 and J9) with the spectrum analyzers.

_Detailed Description of Software

User-Interface Panel

The user interface (Figure 1) is easy to operate: use the mouse, or a combination of the tab and arrow keys to manipulate the software. Each of the buttons corresponds to bits in the command and configuration bytes. By clicking on them, the correct SPI write operation is generated to update the internal registers of the MAX19700. **Note:** Words in bold represent visible items on the graphical user interface (GUI).

The software divides EV kit functions into logical blocks. The **Interface** box indicates the current **Device**, the **Register Address Sent**, and the **Data Sent/Received** for the last write operation. This data is used to confirm proper device operation. Adjust the **SPI Clock Frequency** through the pulldown box.

The controls for the **Tx DAC** and **Auxiliary DACs** are accessed through tab sheets. **Device Control** is accessed at the right-hand side of the main window. Return the EV kit to its power-on-reset state by clicking the **POR Reset** button.

The MAX19700 EV kit software features additional functions to simplify operation. **Automatic Diagnostics** probes the command module board to make sure that a connection exists between the PC and the command module.

MAX19700 Evaluation Software - | - | × | Options Help -Interface Tx DAC Auxiliary DACs Device: MAX19700 ▼ Tx DAC Offset Control Status: Interface Board Operational I - Offset Register Address Sent = ALL - 24.80mV - 24.80mV Data Sent/Received = Default Values SPI Clock Frequency 4.0 MHz ▼ 12.80mV 12.80mV -Device Control-Operating Mode: Ext2 O Shutdown 0.00mV 0.00mV Standby -12.80mV -12.80mV ▼ Enable Fast Tx->Rx Switching ■ Enable Fast Rx->Tx Switching C SPI Tx/Rx Control - -24.80mV -24.80mV m∨ 0 O Bx mV ☐ Enable East Tx/Bx Switching Common Mode Voltage: 1.35 V ▼ ✓ Automatic Diagnostics DAC Full Scale: ±820 mVp-p NIXIN

Figure 1. MAX19700 EV Kit Software Main Window

Device Control

Configure the operating mode of the device through the intuitive controls in the **Device Control** box. Select a mode as outlined in the MAX19700 data sheet using the **Operating Mode** control. For a detailed description of the MAX19700 operating modes and their specific names, refer to the *Power-Management Modes* table in the MAX19700 data sheet.

When using **SPI Tx/Rx Control**, ensure that jumper JU3 is set appropriately. See the *Digital Data Direction* section in this document for details regarding JU3.

Tx DAC Controls

Adjust the **Common-Mode Voltage** and the **DAC Full-Scale** voltage by selecting the desired option from the pulldown box.

The DAC **I-Offset** and **Q-Offset** voltages can be adjusted in $801.5\mu\text{V}/977.5\mu\text{V}$ increments by adjusting the appropriate slider in the **Tx DAC Offset Control** box. The increment value is dependent on the **DAC Full-Scale** range. A full-scale range of 820mVp-p yields an $801.5\mu\text{V}$ increment. A full-scale range of 1Vp-p yields a $977.5\mu\text{V}$ increment. Alternatively, a number (specified in millivolts) can be entered in the boxes below each slider. If a number not divisible by 0.8015/0.9775 is entered, the software automatically rounds the number to the nearest $801.5\mu\text{V}/977.5\mu\text{V}$ increment and sends the appropriate data to the MAX19700.




Figure 2. MAX19700 EV Kit Software Auxiliary DAC Control

Auxiliary DAC Controls

Access the MAX19700 auxiliary DACs through the **Auxiliary DACs** tab of the MAX19700 EV kit software. Set the output voltage of the desired auxiliary DAC by adjusting the **Aux-DAC 1**, **Aux-DAC 2**, or **Aux-DAC 3** sliders. Enter a number in the edit box below the slider for precise adjustments. **Enable** each DAC by setting the checkbox below the slider.

Simple SPI Commands

There are two methods for communicating with the MAX19700: through the normal user-interface panel or through the SPI commands available by selecting the **3-Wire Interface Diagnostic** item from the **Options** pulldown menu. A window is displayed that executes an SPI read/write operation.

The SPI (3-wire interface) dialog box accepts numeric data in hexadecimal format. Hexadecimal numbers should be prefixed by a \$ or 0x. Data entered in the Data bytes to be written: edit box will be sent to the device. Eight-bit hexadecimal numbers should be comma-delimited. Data appearing in the Data bytes received: box is data read from the device. As the MAX19700 does not have an SPI read line, ignore any data appearing in this box.

Clicking the **Send Now** button in Figure 3 transmits the hexadecimal numbers 0x4A and 0xC1. 0x00 and 0x00 are the received values from the device. For a detailed

ptions onnection Bit Set/Clear 3-wire interface Logging	
Connection Clock (SCK) (SCLK) Clock (SCK) (SCLK) Cl2 Data from master to slave (MOSI) (DIN) Cl1 Data from slave to master (MISO) (DOUT)	Configuration ✓ Send & receive MSB first CPOL=1 (clock idles high) CPHA=1 (sample 2nd edge) MOSI Data Inverted Logic CS is active high, idle low 4.0 x 1 MHz
Chip-select (CS) for data framing Use standard connections for high-speed SPI Send and Receive Data	4.0 × 1 MHz v
Data bytes to be written:	
0x4A, 0xC1	
Send Now repeat 1	
{2 bytes:0x00,0x00}	

Figure 3. MAX19700 EV Kit Software 3-Wire Interface Diagnostics

description of SPI communications with the MAX19700, refer to the MAX19700 data sheet.

_Detailed Description of Hardware

The MAX19700 EV kit is a fully assembled and tested circuit board that contains all the components necessary to evaluate the performance of the MAX19700 AFE IC.

The MAX19700 receive ADCs (Rx ADC) accept differential input signals; however, on-board transformers (T1, T2) convert a readily available single-ended source output to the required differential signal. The input signals of the MAX19700 can be measured using a differential oscilloscope probe at headers J4 and J7.

The MAX19700 transmit DACs (Tx DAC) are buffered with on-board, ultra-low-distortion, split-supply operational amplifiers.

A bidirectional driver (U2) buffers and level-translates the parallel data bus signals of the MAX19700. The parallel data bus of the MAX19700 EV kit is accessible at header J11.

The EV kit is designed as a four-layer PC board to optimize the performance of the MAX19700. Separate analog, digital, clock, and buffer power planes minimize noise coupling between analog and digital signals. Differential 100Ω microstrip transmission lines are used for analog ADC inputs and analog DAC outputs, while 50Ω microstrip transmission lines are used for all digital outputs and the clock input. The trace lengths of the ADC input and DAC output paths are well matched to minimize layout-dependent input-signal skew.

Power Supplies

For optimal performance, the MAX19700 EV kit requires separate analog, digital, clock, and buffer power supplies. Power supplies of +3.0V and +1.8V are recommended to power the analog (VDD) and digital (OVDD) portions of the MAX19700. A separate +3.3V power supply (BVCC) is used to power the I/O level-translating buffer (U2). The clock circuitry (CVDD) is powered by a +3.0V power supply. The DAC outputs of the MAX19700 are buffered by split-supply op amps. Power the positive rail (VOP) with a +5V supply. Power the negative rail (VON) with a -5V supply.

MAX19700 Power-Down

The MAX19700 features a global device power-down pin. Jumper JU2 controls this feature. See Table 1 for jumper configuration.

Table 1. Power-Down Shunt Settings (JU2)

SHUNT POSITION	PD PIN	DESCRIPTION
1-2*	OVDD	Normal operation
2-3	DGND	MAX19700 powered down

^{*}Default configuration: JU2 (1-2).

Measuring the OVDD Supply Current

The level-translating buffer (U2) requires a voltage supply on each side of the device. By default, the MAX19700 side of the device is connected to OVDD. If the OVDD current is measured at the OVDD and GND pads of the EV kit, a measurement error will occur due to the extra current flowing into U2. To accurately measure OVDD current, connect the MAX19700 side of U2 to BVCC by configuring jumper JU5. See Table 2 for jumper configuration. Ensure that BVCC is equal to OVDD, when operating in this mode.

Table 2. OVDD Supply Connections (JU5)

SHUNT POSITION	DESCRIPTION
1-2*	Normal operation
2-3	OVDD measurement mode; note BVCC must equal OVDD

^{*}Default configuration: JU5 (1-2).

Clock

An on-board clock-shaping circuit generates a clock signal from an AC sine-wave signal applied to the CLOCK SMA connector. The input signal should not exceed a magnitude of 2.6V_{P-P}. The frequency of the signal should not exceed 7.5MHz for the MAX19700. The frequency of the sinusoidal input signal determines the sampling frequency (fCLK) of the MAX19700. A differential line receiver (U3) processes the input signal to generate the CMOS clock signal. The signal's duty cycle can be adjusted with potentiometer R63. A clock signal with a 50% duty cycle (recommended) can be achieved by adjusting R63 until 1.32V is produced across test points TP3 and TP4 when the clock voltage supply (CVDD) is set to 3.0V. The clock signal is available at J11-1 (CLK), which can be used to synchronize the output signal to the logic analyzer. Measure the clock signal with an oscilloscope at TP5.

Rx ADC Inputs

Although the MAX19700 accepts differential analog input signals, the EV kit only requires a single-ended analog input signal, with an amplitude of less than 4.5dBm provided by the user. Connect the single-ended sources to J3 (I channel) and J6 (Q channel). Insertion losses due to a series-connected filter and the interconnecting cables will decrease the amount of power seen at the EV kit input. Account for these losses when setting the signal generator amplitude. On-board transformers (T1-T2) convert the single-ended analog input signals and generate differential analog signals at the ADCs' differential input pins. The MAX19700 also accepts single-ended input signals. See the Configuring for Single-Ended ADC Operation section in this document for details on how to modify the MAX19700 EV kit to support this mode of operation.

Configuring for Single-Ended ADC Operation

The MAX19700 can be configured to accept AC-coupled single-ended signals presented at the input. Configure the EV kit to support this mode of operation by completing the steps below:

- 1) Cut the trace at locations R11, R12, R13, and R14.
- 2) Install 0Ω resistors at locations R7, R8, R9, R10, R15, and R16.
- 3) Install 2k Ω ±1% resistors at locations R21, R22, R23, and R24.
- 4) Connect the single-ended sources to J2 (I channel) and J5 (Q channel).

Configure the EV kit for DC-coupled single-ended signals by removing capacitors C1 and C2, removing resistors R9 and R10, and installing 0Ω resistors at locations R5 and R6.

Tx DAC Outputs

By default, on-board ultra-low-distortion op amps (U4 and U5) buffer the DAC outputs on the MAX19700 EV kit. The op amps convert the differential signal from the MAX19700 to a single-ended 50Ω signal. Measure the buffered output signals at J8 (Q channel) and J9 (I channel).

Measure the differential output of the MAX19700 at the IDN/IDP and QDN/QDP pads. Full-scale output, offset voltage, and common-mode voltage functions are controlled through the MAX19700 EV kit software.

Reference

The MAX19700 features two reference operation modes. The EV kit can be configured to use either the MAX19700 internal (1.024V) reference or an external user-supplied reference applied at the REFIN pad. The MAX19700 generates the REFP and REFN voltages from the selected reference voltage (refer to the MAX19700 data sheet for more details). Measure the REFP and REFN voltages at TP1 and TP2, respectively. Jumper JU4 controls the reference mode. See Table 3 for jumper configuration.

Table 3. Reference Shunt Settings (JU4)

SHUNT POSITION	DESCRIPTION
Installed*	Internal reference mode
Not installed	External reference mode—apply an external reference voltage to the REFIN pad

^{*}Default configuration: JU4 (installed).

Digital Data Header

The MAX19700 features one 10-bit parallel, bidirectional data bus that transmits/receives the converted analog signals. Refer to the MAX19700 data sheet for more details.

Digital Data Direction

The MAX19700 EV kit features an on-board, bidirectional, level-translating buffer in the parallel digital data path. Jumper JU3 controls the direction of the data bus. See Table 4 for jumper configuration.

Table 4. Output Format Shunt Settings (JU3)

SHUNT POSITION	DESCRIPTION
1-2	Transmit path enabled; D0-D9 are inputs
2-3*	Receive path enabled; D0–D9 are outputs

^{*}Default configuration: JU3 (2-3).

Digital Data Bit Locations

A driver (U2) buffers the digital I/Os of the MAX19700. This driver is able to drive large capacitive loads, which may be present at the logic analyzer connection. The outputs of the buffer are connected to a 40-pin header (J11). See Table 5 for bit locations on header J11.

Table 5. Digital Data Bit Locations

SIGNAL	LOCATION	TYPE	DESCRIPTION
D0	J11-37	I/O	Data Bit 0 (LSB)
D1	J11-35	I/O	Data Bit 1
D2	J11-33	I/O	Data Bit 2
D3	J11-31	I/O	Data Bit 3
D4	J11-29	I/O	Data Bit 4
D5	J11-27	I/O	Data Bit 5
D6	J11-25	I/O	Data Bit 6
D7	J11-23	I/O	Data Bit 7
D8	J11-21	I/O	Data Bit 8
D9	J11-19	I/O	Data Bit 9 (MSB)
SHDN	J11-13	I/O**	Shutdown Status**
Tx/Rx	J11-9	I/O**	Transmit/Receive Status**
DR	J11-3	Output	Data-Ready Signal
CLK	J11-1	Output	Incoming Clock Signal

^{**}SHDN and Tx/Rx default to outputs, but can be configured to inputs. See the Configuring for ASIC/FPGA Connection section in this document.

Note: All signal directions are with respect to the EV kit. Pins 5, 7, 11, 15, 17, 39, and 40 of J11 are open. All other pins are connected to DGND.

Configuring for ASIC/FPGA Connection

The MAX19700 EV kit is designed to be connected to an ASIC or FPGA. To complete this connection, follow the list of instructions below:

- 1) Remove the shunt from jumper JU2.
- 2) Remove the shunt from jumper JU3.
- Connect ASIC/FPGA to header J11 (see the *Digital Data Bit Locations* section in this document for header connections).
- Ensure that the voltage at BVCC matches the ASIC/FPGA I/O voltage.

The ASIC/FPGA must control all signals connected to the MAX19700, including SHDN and Tx/Rx.

Jumper JU6

Jumper JU6 is reserved and should not be used. A shunt should always be placed across pins 2-3 of JU6. See Table 6 for jumper configuration.

Table 6. Output Format Shunt Settings (JU6)

SHUNT POSITION	DESCRIPTION
1-2	Reserved
2-3*	Normal operation

^{*}Default configuration: JU6 (2-3).

Configuring the Low-Speed DAC Buffers

The MAX19700 EV kit features on-board configurable buffers. By default, these buffers are configured for unity gain. Measure the buffered voltage at the BDAC1, BDAC2, and BDAC3 pads. Measure the unbuffered voltage at the DAC1, DAC2, and DAC3 pads.

Configure the on-board buffers for a positive (non-inverting) gain by performing the following steps:

- 1) Cut the trace at locations R31, R33, and R35.
- 2) Select a value of $10k\Omega$ for resistors R32, R34, and R36.
- 3) Calculate resistors R31, R33, and R35 using the equations below.
- 4) Install R31, R33, and R35 in their respective locations.

$$\begin{aligned} R_{31} &= R_{32} \, x \bigg[\frac{BDAC1}{DAC1} - 1 \bigg] \\ R_{33} &= R_{34} \, x \bigg[\frac{BDAC2}{DAC2} - 1 \bigg] \\ R_{35} &= R_{36} \, x \bigg[\frac{BDAC3}{DAC3} - 1 \bigg] \end{aligned}$$

where.

$$\frac{BDACx}{DACx} = Desired noninverting gain of buffer$$

$$R_{32} = R_{34} = R_{36} = 10k\Omega$$

Driving Unbuffered Loads

The low-speed buffers (U6) on the MAX19700 EV kit are optional and if desired can be disconnected from the DAC outputs of the MAX19700.

Disconnect the buffers from the MAX19700 by cutting the trace at locations R28, R29, and R30. Connect the low-speed DAC loads to the DAC1, DAC2, and DAC3 pads on the EV kit. If the load capacitance is between 5pF and 15pF, cut the trace and install $10k\Omega$ resistors at locations R25, R26, and R27. Resistors are not required if the load is less than 5pF.

Using an Alternative SPI Interface

The MAX19700 EV kit provides pads and jumpers that allow an alternative SPI interface to be used. Connect the interface to the CS, SCLK, DIN, and GND pads. Ensure that the SPI voltages are compatible with the MAX19700 working voltages. Refer to the MAX19700 data sheet for suitable SPI interface voltages. Remove the shunts from jumper JU1. See Table 7 for jumper configuration.

Table 7. Alternative SPI Interface (JU1)

SHUNT POSITION	DESCRIPTION
1-2 3-4 5-6	Normal operation—three shunts are installed across pins 1-2, 3-4, and 5-6
Not installed	Alternative SPI interface—no shunts are installed on JU1, connect the SPI signals to the CS, SCLK, DIN, and GND pads

^{*}Default configuration: JU1 (1-2, 3-4, 5-6).




Figure 4. MAX19700 EV Kit Schematic (Sheet 1 of 2)




Figure 4. MAX19700 EV Kit Schematic (Sheet 2 of 2)

12 __________**/V/XI/VI**




Figure 5. MAX19700 EV Kit Component Placement Guide—Component Side




Figure 6. MAX19700 EV Kit PC Board Layout—Component Side

14 ______**/\|/\|X\|/\|**




Figure 7. MAX19700 EV Kit PC Board Layout (Inner Layer 2)—Ground Planes




Figure 8. MAX19700 EV Kit PC Board Layout (Inner Layer 3)—Power Planes




Figure 9. MAX19700 EV Kit PC Board Layout—Solder Side




Figure 10. MAX19700 EV Kit Component Placement Guide—Solder Side

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600