19-3232; Rev 0; 4/04



Dual, 8-Bit, 165Msps, Current-Output DAC

## **General Description**

The MAX5852 dual, 8-bit, 165Msps digital-to-analog converter (DAC) provides superior dynamic performance in wideband communication systems. The device integrates two 8-bit DAC cores, and a 1.24V reference. The MAX5852 supports single-ended and differential modes of operation. The dynamic performance is maintained over the entire 2.7V to 3.6V power-supply operating range. The analog outputs support a -1.0V to +1.25V compliance voltage.

The MAX5852 can operate in interleaved data mode to reduce the I/O pin count. This allows the converter to be updated on a single, 8-bit bus.

The MAX5852 features digital control of channel gain matching to within  $\pm 0.4$ dB in sixteen 0.05dB steps. Channel matching improves sideband suppression in analog quadrature modulation applications. The onchip 1.24V bandgap reference includes a control amplifier that allows external full-scale adjustments of both channels through a single resistor. The internal reference can be disabled and an external reference may be applied for high-accuracy applications.

The MAX5852 features full-scale current outputs of 2mA to 20mA and operates from a 2.7V to 3.6V single supply. The DAC supports three modes of power-control operation: normal, low-power standby, and complete power-down. In power-down mode, the operating current is reduced to  $1\mu$ A.

The MAX5852 is packaged in a 40-pin thin QFN with exposed paddle (EP) and is specified for the extended (-40°C to +85°C) temperature range.

Pin-compatible, lower speed, and higher resolution versions are also available. Refer to the MAX5853 (10 bit, 80Msps), the MAX5851 (8 bit, 80Msps), and the MAX5854 (10 bit, 165Msps) data sheets for more information. See Table 4.

Communications VSAT, LMDS, MMDS, WLAN, Point-to-Point Microwave Links

Wireless Base Stations

Quadrature Modulation

Direct Digital Synthesis (DDS)

Instrumentation/ATE

## Features

- ♦ 8-Bit, 165Msps Dual DAC
- Low Power 190mW with IFS = 20mA at fCLK = 165MHz
- ♦ 2.7V to 3.6V Single Supply
- Full Output Swing and Dynamic Performance at 2.7V Supply
- Superior Dynamic Performance 67dBc SFDR at four = 40MHz
- Programmable Channel Gain Matching
- Integrated 1.24V Low-Noise Bandgap Reference
- Single-Resistor Gain Control
- Interleaved Data Mode
- Single-Ended and Differential Clock Input Modes
- ♦ Miniature 40-Pin Thin QFN Package, 6mm x 6mm
- ♦ EV Kit Available—MAX5852 EV Kit

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX5852ETL	-40°C to +85°C	40 Thin QFN-EP*
*ED Expand paddla		

EP = Exposed paddle

# Pin Configuration



# M/IXI/M

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Applications

## **ABSOLUTE MAXIMUM RATINGS**

AV <sub>DD</sub> to AGND0.3V to +4V
DV <sub>DD</sub> to DGND
CV <sub>DD</sub> to CGND0.3V to +4V
AV <sub>DD</sub> to DV <sub>DD</sub> 4V to +4V
AV <sub>DD</sub> to CV <sub>DD</sub> 4V to +4V
DV <sub>DD</sub> to CV <sub>DD</sub> 4V to +4V
AGND to DGND0.3V to +0.3V
AGND to CGND0.3V to +0.3V
DGND to CGND0.3V to +0.3V
DA7–DA0, DB7–DB0, CW, DCE to DGND0.3V to +4V
CLK to CGND0.3V to (CV <sub>DD</sub> + 0.3V)
CLKXN, CLKXP to CGND0.3V to +4V

REFR, REFO to AGND
OUTPB, OUTNB to AGND( $AV_{DD}$ - 4.8V) to ( $AV_{DD}$ + 0.3V)
Maximum Current into Any Pin
(excluding power supplies)±50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
40-Pin QFN (derate 26.3mW/°C above +70°C)2105mW
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $(AV_{DD} = DV_{DD} = CV_{DD} = 3V, AGND = DGND = CGND = 0, f_{DAC} = 165Msps$ , differential clock, external reference,  $V_{REF} = 1.2V$ ,  $I_{FS} = 20mA$ , output amplitude = 0dB FS, differential output,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A \ge +25^{\circ}C$  guaranteed by production test.  $T_A < +25^{\circ}C$  guaranteed by design and characterization. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CON	DITIONS	MIN	ТҮР	МАХ	UNITS
STATIC PERFORMANCE							
Resolution	Ν			8			Bits
Integral Nonlinearity	INL	$R_L = 0$		-0.25	±0.05	+0.25	LSB
Differential Nonlinearity	DNL	Guaranteed monoton	ic, R <sub>L</sub> = 0	-0.15	±0.05	+0.15	LSB
Offset Error	Vos			-0.1	±0.02	+0.1	LSB
Gain Error (See Also Gain Error	GE	Internal reference (No	ternal reference (Note1)		±1.5	+8	%FSR
Definition Section)	GE	External reference		-5.5	±0.7	+5.0	/₀r3n
Coin Error Tomporaturo Drift	-Error Temperature Drift				±150		ppm/°C
		External reference	xternal reference		±100		ppin/ C
DYNAMIC PERFORMANCE							
	to SFDR	f <sub>CLK</sub> = 165MHz, A <sub>OUT</sub> = -1dBFS	fout = 10MHz	64.3	67		
			f <sub>OUT</sub> = 20MHz		66		
			$f_{OUT} = 40 MHz$		67		
Spurious-Free Dynamic Range to		f <sub>CLK</sub> = 100MHz, A <sub>OUT</sub> = -1dBFS	$f_{OUT} = 10MHz$		67		dBc
Spurious-Free Dynamic Range to Nyquist			$f_{OUT} = 20MHz$		67		uвс
			$f_{OUT} = 30MHz$		66		]
		$f_{CLK} = 25MHz,$ A <sub>OUT</sub> = -1dBFS	f <sub>OUT</sub> = 1MHz	64			
		f <sub>CLK</sub> = 165MHz, f <sub>OUT</sub> A <sub>OUT</sub> = -1dBFS, spar			68		
Spurious-Free Dynamic Range Within a Window	SFDR	$f_{CLK} = 100MHz$ , $f_{OUT} = 5MHz$ , $A_{OUT} = -1dBFS$ , span = 4MHz			70		dBc
		$f_{CLK} = 25MHz$ , $f_{OUT} = 1MHz$ , $A_{OUT} = -1dBFS$ , span = 2MHz			67		
Multitone Power Ratio to Nyquist	MTPR	8 tones at 400kHz sp $f_{OUT} = 15$ MHz to 18.2	acing, f <sub>CLK</sub> = 78MHz, 2MHz		63		dBc



## **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DD} = CV_{DD} = 3V, AGND = DGND = CGND = 0, f_{DAC} = 165Msps$ , differential clock, external reference,  $V_{REF} = 1.2V$ ,  $I_{FS} = 20mA$ , output amplitude = 0dB FS, differential output,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A \ge +25^{\circ}C$  guaranteed by production test.  $T_A < +25^{\circ}C$  guaranteed by design and characterization. Typical values are at  $T_A = +25^{\circ}C$ .)

SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS
	8 tones at 2.1MHz spacing, $f_{CLK} = 165MHz$ , $f_{OUT} = 28.3MHz$ to 45.2MHz, span = 50MHz			61		dBc
		f <sub>OUT</sub> = 10MHz		-71		
		$f_{OUT} = 20MHz$		-72		
		$f_{OUT} = 40MHz$		-72		
тнр	$f_{CLK} = 100MHz$ ,	fout = 10MHz		-71		dBc
		$f_{OUT} = 20MHz$		-74		ubc
		f <sub>OUT</sub> = 30MHz		-69		
$f_{CLK} = 25MHz,$ $A_{OUT} = -1dBFS$		f <sub>OUT</sub> = 1MHz		-69		
	f <sub>OUT</sub> = 10MHz	UT = 10MHz		90		dB
	f <sub>OUT</sub> = 10MHz, G[3:	0] = 1000	0.025			dB
	f <sub>OUT</sub> = 10MHz		0.05			Degrees
	$f_{CLK} = 165MHz$ , $f_{OUT} = 10MHz$ , $I_{FS} = 20mA$			50.5		
SNR	f <sub>CLK</sub> = 165MHz, f <sub>OUT</sub> = 10MHz, I <sub>FS</sub> = 5mA			50.5		dD
	$f_{CLK} = 65MHz$ , $f_{OUT} = 10MHz$ , $I_{FS} = 20mA$		51			dB
	$f_{CLK} = 65MHz$ , $f_{OUT} = 10MHz$ , $I_{FS} = 5mA$			51		
faire	Interleaved mode di	sabled, IDE = 0	165	200		Mana
IDAC	Interleaved mode er	nabled, IDE = 1	82.5	100		Msps
				5		pV∙s
ts	To ±0.1% error band	d (Note 3)		12		ns
	10% to 90% (Note 3	)		2.2		ns
	90% to 10% (Note 3	)		2.2		ns
IFS			2		20	mA
			-1.00		+1.25	V
	Shutdown or standb	y mode	-5		+5	μA
	•					
VREFO	$\overline{\text{REN}} = 0$		1.13	1.24	1.32	V
	THD THD SNR fDAC ts IFS		8 tones at 2.1MHz spacing, fCLK = 165MHz, fOUT = 28.3MHz to 45.2MHz, span = 50MHzfOUT = 165MHz, fOUT = 10MHzfOUT = 165MHz, AOUT = -1dBFSfOUT = 100MHz, AOUT = -1dBFSfOUT = 100MHz, fOUT = 10MHzfOUT = 10MHz, AOUT = -1dBFSfOUT = 10MHz, AOUT = -1dBFSfOUT = 10MHz, FOUT = 20MHzfOUT = 10MHz, FOUT = 20MHzfOUT = 10MHz, FOUT = 20MHzfOUT = 10MHz, FOUT = 10MHzfOUT = 10MHz, GOUT = 10MHzfOUT = 10MHz, GOUT = 10MHzfOUT = 10MHz, FOUT = 10MHz, FS = 20mAfOLK = 165MHz, FOUT = 10MHz, FS = 20mAfOLK = 165MHz, FOUT = 10MHz, FS = 20mAfOLK = 65MHz, FOUT = 10MHz, IFS = 20mAfOLK = 65MHz, FOUT = 10MHz, IFS = 5mAInterleaved mode disabled, IDE = 0Interleaved mode enabled, IDE = 1tsTo $\pm 0.1\%$ error band (Note 3)IO% to 10% (Note 3)90% to 10% (Note 3)90% to 10% (Note 3)Shutdown or standby mode	B tones at 2.1MHz spacing, fCLK = 165MHz, fOUT = 28.3MHz to 45.2MHz, span = 50MHzTHD $f_{CLK} = 165MHz,AOUT = -1dBFSf_{OUT} = 10MHzfOUT = 20MHzf_{CLK} = 100MHz,AOUT = -1dBFSf_{OUT} = 20MHzfOUT = 10MHzf_{CLK} = 100MHz,AOUT = -1dBFSf_{OUT} = 10MHzfOUT = 30MHzf_{CLK} = 25MHz,AOUT = -1dBFSf_{OUT} = 10MHzf_{OUT} = 10MHz, G[3:0] = 1000f_{OUT} = 10MHz, GUT = 10MHz, IFS = 20MAfOUT = 10MHz, GUT = 10MHz, IFS = 5mAf_{OUT} = 10MHz, f_{OUT} = 10MHz, f_{OUT} = 10MHz, IFS = 5mAfCLK = 65MHz, fOUT = 10MHz, IFS = 5mAf_{CLK} = 65MHz, f_{OUT} = 10MHz, IFS = 5mAfCLK = 65MHz, fOUT = 10MHz, IFS = 5mAf_{CLK} = 65MHz, f_{OUT} = 10MHz, IFS = 5mAfCLK = 65MHz, fOUT = 10MHz, IFS = 5mAf_{DAC}Interleaved mode disabled, IDE = 010\% to 90% (Note 3)90% to 10% (Note 3)10\% to 90% (Note 3)90% to 10% (Note 3)IFS2IFS2ICLK-1000$	$ \begin{array}{ c c c c c c } \hline B $ tones at 2. 1MHz spacing, $ f_{CLK} = 165MHz, f_{OUT} = 28.3MHz to 45.2MHz, $ for the space state of $	B tones at 2.1MHz spacing, fcLK = 165MHz, foUT = 28.3MHz to 45.2MHz, span = 50MHz 61   THD fcLK = 165MHz, AOUT = -1dBFS fOUT = 10MHz -71 fOUT = 20MHz -72   fcLK = 165MHz, AOUT = -1dBFS fOUT = 10MHz -72 fOUT = 20MHz -72   fCLK = 100MHz, AOUT = -1dBFS fOUT = 10MHz -71 fOUT = 20MHz -71   fOUT = -1dBFS fOUT = 10MHz -74 fOUT = 20MHz -74   fOUT = -1dBFS fOUT = 10MHz -74 fOUT = 20MHz -74   fOUT = -1dBFS fOUT = 10MHz -74 fOUT = 20MHz -74   fOUT = -1dBFS fOUT = 10MHz -69    fOUT = 10MHz fOUT = 10MHz -74 -609    fOUT = 10MHz GOUT = 10MHz, IFS = 20MA 50.5 fCLK = 165MHz, fOUT = 10MHz, IFS = 5MA 50.5 fCLK = 65MHz, fOUT = 10MHz, IFS = 5MA 51

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DD} = CV_{DD} = 3V, AGND = DGND = CGND = 0, f_{DAC} = 165Msps$ , differential clock, external reference,  $V_{REF} = 1.2V$ ,  $I_{FS} = 20mA$ , output amplitude = 0dB FS, differential output,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A \ge +25^{\circ}C$  guaranteed by production test.  $T_A < +25^{\circ}C$  guaranteed by design and characterization. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Internal-Reference Supply Rejection		$AV_{DD}$ varied from 2.7V to 3.6V		0.5		mV/V
Internal-Reference Output- Voltage Temperature Drift	TCV <sub>REFO</sub>	$\overline{\text{REN}} = 0$		±50		ppm/°C
Internal-Reference Output Drive Capability		$\overline{\text{REN}} = 0$		50		μA
External-Reference Input Voltage Range		REN = 1	0.10	1.2	1.32	V
Current Gain	IFS/IREF			32		mA/mA
LOGIC INPUTS (DA7-DA0, DB7-	DB0, CW)	·				
Digital Input-Voltage High	VIH		0.65 x DV <sub>DD</sub>			V
Digital Input-Voltage Low	VIL				0.3 x DV <sub>DD</sub>	V
Digital Input Current	l <sub>IN</sub>		-1		+1	μA
Digital Input Capacitance	CIN			3		pF
SINGLE-ENDED CLOCK INPUT/	OUTPUT AN	D DCE INPUT (CLK, DCE)				
Digital Input-Voltage High	VIH	$\overline{\text{DCE}} = 1$	0.65 x CV <sub>DD</sub>			V
Digital Input-Voltage Low	VIL	DCE = 1			0.3 x CV <sub>DD</sub>	V
Digital Input Current	lin	DCE = 1	-1		+1	μA
Digital Input Capacitance	CIN	DCE = 1		3		рF
Digital Output-Voltage High	V <sub>OH</sub>	$\overline{\text{DCE}}$ = 0, I <sub>SOURCE</sub> = 0.5mA, Figure 1	0.9 x CV <sub>DD</sub>			V
Digital Output-Voltage Low	V <sub>OL</sub>	$\overline{\text{DCE}}$ = 0, I <sub>SINK</sub> = 0.5mA, Figure 1			0.1 x CV <sub>DD</sub>	V
DIFFERENTIAL CLOCK INPUTS	(CLKXP/CLK	(XN)	•			
Differential Clock Input Internal Bias				CV <sub>DD</sub> /2		V
Differential Clock Input Swing			0.5			V
Clock Input Impedance		Measured single ended		5		kΩ
POWER REQUIREMENTS	•		•			•
Analog Power-Supply Voltage	AV <sub>DD</sub>		2.7	3	3.6	V
Digital Power-Supply Voltage	DV <sub>DD</sub>		2.7	3	3.6	V
Clock Power-Supply Voltage	CVDD		2.7	3	3.6	V

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DD} = CV_{DD} = 3V, AGND = DGND = CGND = 0, f_{DAC} = 165Msps$ , differential clock, external reference,  $V_{REF} = 1.2V$ ,  $I_{FS} = 20mA$ , output amplitude = 0dB FS, differential output,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A \ge +25^{\circ}C$  guaranteed by production test.  $T_A < +25^{\circ}C$  guaranteed by design and characterization. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CON	DITIONS	MIN	ТҮР	MAX	UNITS
		I <sub>FS</sub> = 20mA, single-er	nded clock mode		43.2	46	
		I <sub>FS</sub> = 20mA, differenti	IFS = 20mA, differential clock mode		43.2		
Analog Supply Current (Note 2)	IAVDD	I <sub>FS</sub> = 2mA, single-end	IFS = 2mA, single-ended clock mode		5		mA
		I <sub>FS</sub> = 2mA, differentia	l clock mode		5		
		I <sub>FS</sub> = 20mA, single-er	nded clock mode		6	6.9	
Digital Supply Current (Note 2)	IDVDD	I <sub>FS</sub> = 20mA, differenti	al clock mode		6		mA
		Single-ended clock m	node ( $\overline{\text{DCE}} = 1$ )		13.8	16.5	
Clock Supply Current (Note 2)	ICVDD	Differential clock mod	$le(\overline{DCE}=0)$		23.7		mA
Total Standby Current	ISTANDBY	IAVDD + IDVDD+ ICVD	D		3.1	3.7	mA
Total Shutdown Current	ISHDN	IAVDD + IDVDD + ICVD	)D		1		μA
		Single-ended clock	$I_{FS} = 20 \text{mA}$		190	209	
		I <sub>FS</sub> = 2mA		74			
Total Power Dissipation (Note 2)	Ртот	Differential clock mode ( $\overline{DCE} = 0$ )	I <sub>FS</sub> = 20mA		219		
			I <sub>FS</sub> = 2mA		104		mW
		Standby			9.3	11.1	l
		Shutdown			0.003		
TIMING CHARACTERISTICS (Fig	ure 5, Figure	e 6)					
Propagation Delay					1		Clock cycles
DAC Data to CLK Rise/Fall Setup		Single-ended clock m	node ( $\overline{\text{DCE}} = 1$ )	1.2			
Time (Note 4)	tDCS	Differential clock mod		2.7			ns
DAC Data to CLK Rise/Fall Hold	toou	Single-ended clock m	node (DCE = 1)	0.8			ns
Time (Note 4)	tDCH	Differential clock mod	$le(\overline{DCE}=0)$	-0.5			115
Control Word to CW Rise Setup Time	tcs			2.5			ns
Control Word to CW Rise Hold Time	tcw			2.5			ns
CW High Time	tCMH			5			ns
CW Low Time	tCWL			5			ns
DACEN = 1 to V <sub>OUT</sub> Stable Time (Coming Out of Standby)	tSTB				3		μs

# **MAX5852**

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DD} = CV_{DD} = 3V, AGND = DGND = CGND = 0, f_{DAC} = 165Msps$ , differential clock, external reference,  $V_{REF} = 1.2V$ ,  $I_{FS} = 20mA$ , output amplitude = 0dB FS, differential output,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A \ge +25^{\circ}C$  guaranteed by production test.  $T_A < +25^{\circ}C$  guaranteed by design and characterization. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
PD = 0 to V <sub>OUT</sub> Stable Time (Coming Out of Power-Down)	<sup>t</sup> SHDN			500		μs
Maximum Clock Frequency at CLKXP/CLKXN Input	fCLK		165	200		MHz
Clock High Time	tсхн	CLKXP or CLKXN input		1.5		ns
Clock Low Time	tCXL	CLKXP or CLKXN input		1.5		ns
CLKXP Rise to CLK Output Rise Delay	tCDH	$\overline{\text{DCE}} = 0$		2.7		ns
CLKXP Fall to CLK Output Fall Delay	tCDL	DCE = 0		2.7		ns

Note 1: Including the internal reference voltage tolerance and reference amplifier offset.

Note 2:  $f_{DAC} = 165Msps$ ,  $f_{OUT} = 10MHz$ .

Note 3: Measured single-ended with  $50\Omega$  load and complementary output connected to AGND.

Note 4: Guaranteed by design, not production tested.



Figure 1. Load Test Circuit for CLK Outputs

**Typical Operating Characteristics** 



**MAX5852** 



(AV<sub>DD</sub> = DV<sub>DD</sub> = CV<sub>DD</sub> = 3V, AGND = DGND = CGND = 0, external reference, differential clock, I<sub>FS</sub> = 20mA, differential output, T<sub>A</sub> =

128 160 192 224

DIGITAL INPUT CODE

256

0 32

96

64

128 160

DIGITAL INPUT CODE

192 224

256

0 32 64 96

**MAX5852** 



**MAX5852** 

\_\_\_\_\_

# \_\_\_Pin Description

PIN	NAME	FUNCTION
1	DA7/PD	Channel A Input Data Bit 7 (MSB)/Power-Down
2	DA6/DACEN	Channel A Input Data Bit 6/DAC Enable Control
3	DA5/IDE	Channel A Input Data Bit 5/Interleaved Data Enable
4	DA4/REN	Channel A Input Data Bit 4/Reference Enable. Setting $\overline{\text{REN}} = 0$ enables the internal reference. Setting $\overline{\text{REN}} = 1$ disables the internal reference.
5	DA3/G3	Channel A Input Data Bit 3/Channel A Gain Adjustment Bit 3
6	DA2/G2	Channel A Input Data Bit 2/Channel A Gain Adjustment Bit 2
7	DA1/G1	Channel A Input Data Bit 1/Channel A Gain Adjustment Bit 1
8	DA0/G0	Channel A Input Data Bit 0 (LSB)/Channel A Gain Adjustment Bit 0
9, 10, 21, 22	N.C.	No Connection. Do not connect to these pins.
11	DB7	Channel B Input Data Bit 7 (MSB)
12	DB6	Channel B Input Data Bit 6
13	DB5	Channel B Input Data Bit 5
14	DB4	Channel B Input Data Bit 4
15	DB3	Channel B Input Data Bit 3
16	DVDD	Digital Power Input. See the Power Supplies, Bypassing, Decoupling, and Layout section for more details.
17	DGND	Digital Ground
18	DB2	Channel B Input Data Bit 2
19	DB1	Channel B Input Data Bit 1
20	DB0	Channel B Input Data Bit 0 (LSB)
23	<u>C</u> W	Active-Low Control Word Write Pulse. The control word is latched on the rising edge of $\overline{CW}$ .
24	DCE	Active-Low Differential Clock Enable Input. Drive DCE low to enable differential clock inputs CLKXP and CLKXN. Drive DCE high to disable the differential clock inputs and enable the single-ended CLK input.
25	CLKXP	Positive Differential Clock Input. With $\overline{DCE} = 0$ , CLKXP and CLKXN are enabled. With $\overline{DCE} = 1$ , CLKXP and CLKXN are disabled. Connect CLKXP to CGND when the differential clock is disabled.
26	CLKXN	Negative Differential Clock Input. With $\overline{\text{DCE}} = 0$ , CLKXP and CLKXN are enabled. With $\overline{\text{DCE}} = 1$ , CLKXP and CLKXN are disabled. Connect CLKXN to CV <sub>DD</sub> when the differential clock is disabled.
27, 30	CVDD	Clock Power Input. See the Power Supplies, Bypassing, Decoupling, and Layout section for more details.
28	CLK	Single-Ended Clock Input/Output. With the differential clock disabled ( $\overline{DCE} = 1$ ), CLK becomes a single- ended conversion clock input. With the differential clock enabled ( $\overline{DCE} = 0$ ), CLK is a single-ended output that mirrors differential clock inputs CLKXP and CLKXN. See the <i>Clock Modes</i> section for more information on CLK.
29	CGND	Clock Ground
31	REFO	Reference Input/Output. REFO serves as a reference input when the internal reference is disabled. If the internal 1.24V reference is enabled, REFO serves as an output for the internal reference. When the internal reference is enabled, bypass REFO to AGND with a $0.1\mu$ F capacitor.

## Pin Description (continued)

PIN	NAME	FUNCTION
32	REFR	Full-Scale Current Adjustment. To set the output full-scale current, connect an external resistor RSET between REFR and AGND. The output full-scale current is equal to $32 \times V_{REFO}/R_{SET}$ .
33, 39	AV <sub>DD</sub>	Analog Power Input. See the Power Supplies, Bypassing, Decoupling, and Layout section for more details.
34	OUTNB	Channel B Negative Analog Current Output
35	OUTPB	Channel B Positive Analog Current Output
36, 40	AGND	Analog Ground
37	OUTNA	Channel A Negative Analog Current Output
38	OUTPA	Channel A Positive Analog Current Output
	EP	Exposed Paddle. Connect EP to the common point of all ground planes.



Figure 2. Simplified Diagram



## **Detailed Description**

The MAX5852 dual, high-speed, 8-bit, current-output DAC provides superior performance in communication systems requiring low-distortion analog-signal reconstruction. The MAX5852 combines two DACs and an on-chip 1.24V reference (Figure 2). The current outputs of the DACs can be configured for differential or single-ended operation. The full-scale output current range is adjustable from 2mA to 20mA to optimize power dissipation and gain control.

The MAX5852 accepts an input data and a DAC conversion rate of 165MHz. The inputs are latched on the rising edge of the clock whereas the output latches on the following rising edge.

The MAX5852 features three modes of operation: normal, standby, and power-down (Table 2). These modes allow efficient power management. In power-down, the MAX5852 consumes only  $1\mu$ A of supply current. Wake-up time from standby mode to normal DAC operation is  $3\mu$ s.

#### **Programming the DAC**

An 8-bit control word routed through channel A's data port programs the gain matching, reference, and the operational mode of the MAX5852. The control word is latched on the rising edge of  $\overline{CW}$ .  $\overline{CW}$  is independent of the DAC clock. The DAC clock can always remain running, when the control word is written to the DAC. Table 1 and Table 2 represent the control word format and function.

The gain on channel A can be adjusted to achieve gain matching between two channels in a user's system. The gain on channel A can be adjusted from -0.4dB to +0.35dB in steps of 0.05dB by using bits G3 to G0 (see Table 3).

#### MSB LSB PD DACEN IDE REN G3 G2 G1 GO **CONTROL WORD** FUNCTION PD Power-Down. The part enters power-down mode if PD = 1. DACEN DAC Enable. When DACEN = 0 and PD = 0, the part enters standby mode. Interleaved Data Mode. IDE = 1 enables the interleaved data mode. In this mode, digital data for both IDE channels is applied through channel A in a multiplexed fashion. Channel B data is written on the falling edge of the clock signal and channel A data is written on the rising edge of the clock signal. Reference Enable Bit. REN = 0 activates the internal reference. REN = 1 disables the internal reference and REN requires the user to apply an external reference between 0.1V to 1.32V. G3 Bit 3 (MSB) of Gain Adjust Word G2 Bit 2 of Gain Adjust Word G1 Bit 1 of Gain Adjust Word Bit 0 (LSB) of Gain Adjust Word G0

## **Table 1. Control Word Format and Function**

## **Table 2. Configuration Modes**

MODE	PD	DACEN	IDE	REN
Normal operation; noninterleaved inputs; internal reference active	0	1	0	0
Normal operation; noninterleaved inputs; internal reference disabled	0	1	0	1
Normal operation; interleaved inputs; internal reference disabled	0	1	1	1
Standby	0	0	Х	Х
Power-down	1	Х	Х	Х
Power-up	0	1	Х	Х

X = Don't care.

## Table 3. Gain Difference Setting

GAIN ADJUSTMENT ON CHANNEL A (dB)	G3	G2	G1	G0
+0.4	0	0	0	0
0	1	0	0	0
-0.35	1	1	1	1

#### **Device Power-Up and States of Operation**

At power-up, the MAX5852's default configuration is internal reference, noninterleaved input mode with a gain of 0dB and a fully operational converter. In shutdown, the MAX5852 consumes only 1 $\mu$ A of supply current, and in standby the current consumption is 3.1mA. Wake-up time from standby mode to normal operation is 3 $\mu$ s.

#### **Clock Modes**

The MAX5852 allows both single-ended CMOS and differential clock mode operation, and supports update rates of up to 165Msps. These modes are selected through an active-low control line called  $\overline{DCE}$ . In singleended clock mode ( $\overline{DCE} = 1$ ), the CLK pin functions as an input, which accepts a user-provided single-ended clock signal. Data is written to the converter on the rising edge of the clock. The DAC outputs (previous data) are updated simultaneously on the same edge.

If the  $\overline{\text{DCE}}$  pin is pulled low, the MAX5852 will operate in differential clock mode. In this mode, the clock signal has to be applied to differential clock input pins CLKXP/CLKXN. The differential input accepts an input range of  $\geq 0.5$ VP-P and a common-mode range of 1V to (CV<sub>DD</sub> - 0.5V), making the part ideal for low- input amplitude clock drives. CLKXP/CLKXN also help to minimize the jitter, and allow the user to connect a crystal oscillator directly to MAX5852.





Figure 3. Setting  ${\rm I}_{\rm FS}$  with the Internal 1.24V Reference and the Control Amplifier

The CLK pin now becomes an output, and provides a single-ended replica of the differential clock signal, which may be used to synchronize the input data. Data is written to the device on the rising edge of the CLK signal.

Internal Reference and Control Amplifier The MAX5852 provides an integrated 50ppm/°C, 1.24V,

low-noise bandgap reference that can be disabled and overridden with an external reference voltage. REFO serves either as an external reference input or an integrated reference output. If REN =0, the internal reference is selected and REFO provides a 1.24V (50µA) output. Buffer REFO with an external amplifier, when driving a heavy load.

The MAX5852 also employs a control amplifier designed to simultaneously regulate the full-scale output current (IFS) for both outputs of the devices. Calculate the output current as:

#### IFS = 32 × IREF

where IREF is the reference output current (IREF =  $V_{REFO}$  / RSET) and IFS is the full-scale output current. RSET is the reference resistor that determines the amplifier output current of the MAX5852 (Figure 3). This current is mirrored into the current-source array where IFS is equally distributed between matched current segments and summed to valid output current readings for the DACs.



Figure 4. MAX5852 with External Reference

#### **External Reference**

To disable the internal reference of the MAX5852, set  $\overline{\text{REN}} = 1$ . Apply a temperature-stable, external reference to drive the REFO pin and set the full-scale output (Figure 4). For improved accuracy and drift performance, choose a fixed-output voltage reference such as the 1.2V, 25ppm/°C MAX6520 bandgap reference.

#### **Detailed Timing**

The MAX5852 accepts an input data and the DAC conversion rate of up to 165Msps. The input latches on the rising edge of the clock, whereas the output latches on the following rising edge.

Figure 5 depicts the write cycle of the two DACs in non-interleaved mode.

The MAX5852 can also operate in an interleaved data mode. Programming the IDE bit with a high level activates this mode (Tables 1 and 2). In interleaved mode, data for both DAC channels is written through input port A. Channel B data is written on the falling edge of the clock signal and then channel A data is written on the following rising edge of the clock signal. Both DAC outputs (channel A and B) are updated simultaneously on the next following rising edge of the clock. In interleaved data mode, the maximum input data rate per channel is half of the rate in noninterleaved mode. The interleaved data mode is attractive for applications where lower data rates are acceptable and interfacing on a single 8-bit bus is desired (Figure 6).





Figure 5. Timing Diagram for Noninterleaved Data Mode (IDE = 0)



Figure 6. Timing Diagram for Interleaved Data Mode (IDE = 1)





Figure 7. Application with Output Transformer (Coilcraft TTWB3010-1) Performing Differential-to-Single-Ended Conversion

## \_Applications Information

**Differential-to-Single-Ended Conversion** The MAX5852 exhibits excellent dynamic performance

to synthesize a wide variety of modulation schemes, including high-order QAM modulation with OFDM.

Figure 7 shows a typical application circuit with output transformers performing the required differential-to-single-ended signal conversion. In this configuration, the MAX5852 operates in differential mode, which reduces even-order harmonics, and increases the available output power.

#### **Differential DC-Coupled Configuration**

Figure 8 shows the MAX5852 output operating in differential, DC-coupled mode. This configuration can be used in communications systems employing analog quadrature upconverters and requiring a baseband sampling, dual-channel, high-speed DAC for I/Q synthesis. In these applications, information bandwidth can



Figure 8. Application with DC-Coupled Differential Outputs

extend from 10MHz down to several hundred kilohertz. DC-coupling is desirable to eliminate long discharge time constants that are problematic with large, expensive coupling capacitors. Analog quadrature upconverters have a DC common-mode input requirement of typically 0.7V to 1.0V. The MAX5852 differential I/Q outputs can maintain the desired full-scale level at the required 0.7V to 1.0V DC common-mode level when powered from a single 2.85V ( $\pm$ 5%) supply. The MAX5852 meets this low-power requirement with minimal reduction in dynamic range while eliminating the need for level-shifting resistor networks.

#### Power Supplies, Bypassing, Decoupling, and Layout

Grounding and power-supply decoupling strongly influence the MAX5852 performance. Unwanted digital crosstalk can couple through the input, reference, power-supply, and ground connections, which can affect dynamic specifications, like signal-to-noise ratio



or spurious-free dynamic range. In addition, electromagnetic interference (EMI) can either couple into or be generated by the MAX5852. Observe the grounding and power-supply decoupling guidelines for highspeed, high-frequency applications. Follow the powersupply and filter configuration to realize optimum dynamic performance.

Use of a multilayer printed circuit (PC) board with separate ground and power-supply planes is recommended. Run high-speed signals on lines directly above the ground plane. The MAX5852 has separate analog and digital ground buses (AGND, CGND, and DGND, respectively). Provide separate analog, digital, and clock ground sections on the PC board with only one point connecting the three planes. The ground connection points should be located underneath the device and connected to the exposed paddle. Run digital signals above the digital ground plane and analog/clock signals above the analog/clock ground plane. Digital signals should be kept away from sensitive analog, clock, and reference inputs. Keep digital signal paths short and metal trace lengths matched to avoid propagation delay and data skew mismatch.

The MAX5852 includes three separate power-supply inputs: analog (AV<sub>DD</sub>), digital (DV<sub>DD</sub>), and clock (CV<sub>DD</sub>). Use a single linear regulator power source to branch out to three separate power-supply lines (AV<sub>DD</sub>, DV<sub>DD</sub>, CV<sub>DD</sub>) and returns (AGND, DGND, CGND). Filter each power-supply line to the respective return line using LC filters comprising ferrite beads and 10µF capacitors. Filter each supply input locally with 0.1µF ceramic capacitors to the respective return lines.

Note: To maintain the dynamic performance of the *Electrical Characteristics*, ensure the voltage difference between  $DV_{DD}$ ,  $AV_{DD}$ , and  $CV_{DD}$  does not exceed 150mV.

#### **Thermal Characteristics and Packaging**

Thermal Resistance

40-lead thin QFN-EP:

$$JA = 38^{\circ}C/W$$

θ

The MAX5852 is packaged in a 40-pin thin QFN-EP package, providing greater design flexibility, increased thermal efficiency, and optimized AC performance of the DAC. The EP enables the implementation of grounding techniques, which are necessary to ensure highest performance operation.

In this package, the data converter die is attached to an EP lead frame with the back of this frame exposed at the package bottom surface, facing the PC board side of the package. This allows a solid attachment of the package to the PC board with standard infrared (IR) flow soldering techniques. A specially created land pattern on the PC board, matching the size of the EP (4.1mm × 4.1mm), ensures the proper attachment and grounding of the DAC. Designing vias\* into the land area and implementing large ground planes in the PC board design allows for highest performance operation of the DAC. Use an array of  $3 \times 3$  vias (≤0.3mm diameter per via hole and 1.2mm pitch between via holes) for this 40-pin thin QFN-EP package (package code: T4066-1).

#### **Dynamic Performance Parameter Definitions**

#### Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of all essential harmonics (within a Nyquist window) of the input signal to the fundamental itself. This can be expressed as:

THD = 20 × log 
$$\left(\frac{\sqrt{(V_2^2 + V_3^2 + V_4^2 ... + ... V_N^2)}}{V_1}\right)$$

where  $V_1$  is the fundamental amplitude, and  $V_2$  through  $V_N$  are the amplitudes of the 2nd through Nth order harmonics. The MAX5852 uses the first seven harmonics for this calculation.

#### Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of RMS amplitude of the carrier frequency (maximum signal component) to the RMS value of their next-largest spectral component. SFDR is usually measured in dBc with respect to the carrier frequency amplitude or in dBFS with respect to the DAC's full-scale range. Depending on its test condition, SFDR is observed within a predefined window or to Nyquist.

#### Multitone Power Ratio (MTPR)

A series of equally spaced tones are applied to the DAĆ with one tone removed from the center of the range. MTPR is defined as the worst-case distortion (usually a 3rd-order harmonic product of the fundamental frequencies), which appears as the largest spur at the frequency of the missing tone in the sequence. This test can be performed with any number of input tones; however, four and eight tones are among the most common test conditions for CDMA- and GSM/EDGE-type applications.



<sup>\*</sup>Vias connect the land pattern to internal or external copper planes.

#### Intermodulation Distortion (IMD)

The two-tone IMD is the ratio expressed in dBc of either output tone to the worst 3rd-order (or higher) IMD products.

#### **Static Performance Parameter Definitions**

#### Integral Nonlinearity (INL)

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. For a DAC, the deviations are measured at every individual step.

#### Differential Nonlinearity (DNL)

Differential nonlinearity (DNL) is the difference between an actual step height and the ideal value of 1 LSB. A DNL error specification no more negative than -1 LSB guarantees monotonic transfer function.

#### Offset Error

Offset error is the current flowing from positive DAC output when the digital input code is set to zero. Offset error is expressed in LSBs.

#### Gain Error

A gain error is the difference between the ideal and the actual full-scale output current on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step. The ideal current is defined by reference voltage at 32 x VREFO / RSET.

#### Settling Time

The settling time is the amount of time required from the start of a transition until the DAC output settles to its new output value to within the converter's specified accuracy.

#### **Glitch Impulse**

A glitch is generated when a DAC switches between two codes. The largest glitch is usually generated around the midscale transition, when the input pattern transitions from 011...111 to 100...000. This occurs due to timing variations between the bits. The glitch impulse is found by integrating the voltage of the glitch at the midscale transition over time. The glitch impulse is usually specified in pV-s.

## **Table 4. Part Selection Table**

PART	SPEED (Msps)	RESOLUTION
MAX5851	80	8 bit, dual
MAX5852	165	8 bit, dual
MAX5853	80	10 bit, dual
MAX5854	165	10 bit, dual

## \_Chip Information

TRANSISTOR COUNT: 9035 PROCESS: CMOS

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

#### \_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products

18

**MAXIM** is a registered trademark of Maxim Integrated Products.