74AXP2T45

2-bit dual supply translating transceiver; 3-state Rev. 1 — 19 March 2020 Pro

Product data sheet

1. General description

The 74AXP2T45 is a 2-bit, dual supply transceiver with 3-state outputs that enables bidirectional level translation. It features two 2-bit input-output ports (nA and nB), a direction control input (DIR) and dual supply pins ($V_{CC(A)}$ and $V_{CC(B)}$). Both $V_{CC(A)}$ and $V_{CC(B)}$ can be supplied at any voltage between 0.9 V and 5.5 V making the device suitable for translating between any of the low voltage nodes (0.9 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). No power supply sequencing is required and output glitches during power supply transitions are prevented using patented circuitry. As a result glitches will not appear on the outputs for supply transitions during power-up/down between 20 mV/µs and 5.5 V/s. Pins A and DIR are referenced to $V_{CC(A)}$ and pin B is referenced to $V_{CC(B)}$. A HIGH on DIR allows transmission from A to B and a LOW on DIR allows transmission from B to A.

The device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either $V_{CC(A)}$ or $V_{CC(B)}$ are at GND level, both A and B are in the high-impedance OFF-state.

2. Features and benefits

- Wide supply voltage range:
 - V_{CC(A)}: 0.9 V to 5.5 V
 - V_{CC(B)}: 0.9 V to 5.5 V
- Low input capacitance; C_I = 1.4 pF (typical)
- Low output capacitance; C_O = 4.4 pF (typical)
- Low dynamic power consumption; C_{PD} = 11 pF (typical)
- Low static power consumption; I_{CC} = 2 µA (25 °C maximum)
- High noise immunity
- Complies with JEDEC standard:
 - JESD8-12 (1.1 V to 1.3 V; inputs)
 - JESD8-11 (1.4 V to 1.6 V)
 - JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8C (2.7 V to 3.6 V)
 - JESD12-6 (4.5 V to 5.5 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2 kV
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1 kV
- Latch-up performance exceeds 100 mA per JESD78D Class II
- Inputs accept voltages up to 5.5 V
- Low noise overshoot and undershoot < 10% of V_{CCO}
- · IOFF circuitry provides partial power-down mode operation
- Specified from -40 °C to +125 °C

ne<mark>x</mark>peria

3. Ordering information


Type number	Package	Package								
	Temperature range	Name	Description	Version						
74AXP2T45DC	-40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1						
74AXP2T45GX	-40 °C to +125 °C	X2SON8	plastic thermal enhanced extremely thin small outline package; no leads; 8 terminals; body 1.35 × 0.8 × 0.35 mm	SOT1233						

4. Marking

Table 2. Marking	
Type number	Marking code[1]
74AXP2T45DC	R5
74AXP2T45GX	R5

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


5. Functional diagram



Downloaded from Arrow.com.

6. Pinning information

6.1. Pinning



6.2. Pin description

Symbol	Pin	Description			
V _{CC(A)}	1	supply voltage A (nA, and DIR are referenced to $V_{CC(A)}$)			
1A	2	data input or output			
2A	3	data input or output			
GND	4	ground (0 V)			
DIR	5	direction control			
2B	6	data input or output			
1B	7	data input or output			
V _{CC(B)}	8	supply voltage B (nB is referenced to $V_{CC(B)}$)			

Table 3. Pin description

7. Functional description

Table 4. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

Supply voltage	Input	Input/output [1]				
V _{CC(A)} , V _{CC(B)}	DIR[2]	nA[2]	nB[2]			
0.9 V to 5.5 V	L	nA = nB	input			
0.9 V to 5.5 V	Н	input	nB = nA			
GND[1]	Х	Z	Z			

 $\label{eq:linear} [1] \quad \mbox{If at least one of $V_{CC(A)}$ or $V_{CC(B)}$ is at GND level, the device goes into suspend mode.}$

[2] nA and DIR are referenced to V_{CC(A)}; nB is referenced to V_{CC(B)}.

Downloaded from Arrow.com.

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC(A)}	supply voltage A			-0.5	+6.5	V
V _{CC(B)}	supply voltage B			-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V		-20	-	mA
VI	input voltage		[1]	-0.5	+6.5	V
I _{OK}	output clamping current	V _O < 0 V		-20	-	mA
Vo	output voltage	Active mode	[1] [2] [3]	-0.5	V _{CCO} + 0.5	V
•0		Suspend or 3-state mode	[1]	-0.5	+6.5	V
lo	output current	$V_{O} = 0 V$ to V_{CCO}	[2]	-	±25	mA
I _{CC}	supply current	$I_{CC(A)}$ or $I_{CC(B)}$; per V_{CC} pin		-	100	mA
I _{GND}	ground current	per GND pin		-100	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T_{amb} = -40 °C to +125 °C				
		For SOT765-1 package	[4]	-	250	mW
		For SOT1233 package	[5]	-	300	mW

[1] The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] V_{CCO} is the supply voltage associated with the output port.

[3] V_{CCO} + 0.5 V should not exceed 6.5 V.

For SOT765-1 (VSSOP8) package: P_{tot} derates linearly with 4.9 mW/K above 99 °C. For SOT1233 (X2SON8) package: P_{tot} derates linearly with 7.7 mW/K above 118 °C. [4]

[5]

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC(A)}	supply voltage A		0.9	5.5	V
V _{CC(B)}	supply voltage B		0.9	5.5	V
VI	input voltage		0	5.5	V
Vo	output voltage	Active mode [1]	0	V _{CCO}	V
		Suspend or 3-state mode	0	5.5	V
T _{amb}	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CCI} = 0.9 V [2]	-	20	ns/V
		V _{CCI} = 1.2 V	-	20	ns/V
		V _{CCI} = 1.4 V to 1.95 V	-	20	ns/V
		V _{CCI} = 2.3 V to 2.7 V	-	20	ns/V
		V _{CCI} = 3 V to 3.6 V	-	10	ns/V
		V _{CCI} = 4.5 V to 5.5 V	-	8	ns/V

 $V_{\mbox{\scriptsize CCO}}$ is the supply voltage associated with the output port. [1]

V_{CCI} is the supply voltage associated with the input port. [2]

Downloaded from Arrow.com.

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +125 °C	+2	5 °C
			Min	Тур	Max
V _{IH}	HIGH-level	nA, nB and DIR input [1]		
		V _{CCI} = 0.9 V	0.7V _{CCI}	-	-
		V _{CCI} = 1.1 V to 1.95 V	0.65V _{CCI}	-	-
		V _{CCI} = 2.3 V to 2.7 V		-	-
		V _{CCI} = 3.0 V to 3.6 V	2.0	-	-
		V _{CCI} = 4.5 V to 5.5 V	0.7V _{CCI}	-	-
V _{IL}	-	nA, nB and DIR input [1]	Typ M - - - - - - - - - - - - - - - 0.35 - - - - - - - - - <t< td=""><td></td></t<>	
		V _{CCI} = 0.9 V	-	-	0.3V _{CCI}
		V _{CCI} = 1.1 V to 1.95 V	-	-	0.35V _{CCI}
		V _{CCI} = 2.3 V to 2.7 V	-	-	0.7
		V _{CCI} = 3.0 V to 3.6 V	-	-	0.8
		V _{CCI} = 4.5 V to 5.5 V	-	-	0.3V _{CCI}
V _{OH}		V _I = V _{IH} [2]		
	output voltage	$I_{\rm O}$ = -0.1 mA; $V_{\rm CCO}$ = 0.9 V to 5.5 V [3]	V _{CCO} - 0.1	0.9	-
		I _O = -1.5 mA; V _{CCO} = 1.1 V	0.825	-	-
		I _O = -3 mA; V _{CCO} = 1.4 V	1.05	-	-
		I _O = -4.5 mA; V _{CCO} = 1.65 V	1.2	-	-
		I _O = -8 mA; V _{CCO} = 2.3 V	1.7	-	-
		I _O = -10 mA; V _{CCO} = 3.0 V	2.2	-	-
		I _O = -12 mA; V _{CCO} = 4.5 V	3.7	-	-

2-bit d

Symbol	Parameter	Conditions		-40 °C to +125 °C	+2	5 °C
				Min	Тур	Max
V _{OL}	LOW-level	$V_{I} = V_{IL}$	[2]			
	output voltage	I _O = 0.1 mA; V _{CCO} = 0.9 V to 5.5 V	[3]	-	0	0.1
		I _O = 1.5 mA; V _{CCO} = 1.1 V		-	-	0.275
		I _O = 3 mA; V _{CCO} = 1.4 V		-	-	0.35
		I _O = 4.5 mA; V _{CCO} = 1.65 V		-	-	0.45
		I _O = 8 mA; V _{CCO} = 2.3 V		-	-	0.7
		I _O = 10 mA; V _{CCO} = 3.0 V		-	-	0.8
		I _O = 8 mA; V _{CCO} = 4.5 V		-	-	0.5
		I _O = 12 mA; V _{CCO} = 4.5 V		-	-	0.8
l _l	input leakage current	DIR input; V _I = 0 V to 5.5 V; V _{CCI} = 0.9 V to 5.5 V		-	-	±0.1
02	OFF-state	A or B port; $V_0 = 0$ V or V_{CCO} ; $V_{CCO} = 0.9$ V to 5.5 V	[2]	-	-	±0.1
	z OFF-state output current	suspend mode A port; $V_O = 0 V$ or V_{CCO} ; $V_{CC(A)} = 5.5 V$; $V_{CC(B)} = 0 V$	[2]	-	-	±0.1
		suspend mode B port; $V_O = 0 V$ or V_{CCO} ; $V_{CC(A)} = 0 V$; $V_{CC(B)} = 5.5 V$	[2]	-	-	±0.1
I _{OFF}	power-off leakage current	DIR input; $V_1 = 0 V$ to 5.5 V; $V_{CC(A)} = 0 V$; $V_{CC(B)} = 0.9 V$ to 5.5 V		-	-	0.1
		A port; V ₁ or V ₀ = 0 V to 5.5 V; V _{CC(A)} = 0 V; V _{CC(B)} = 0.9 V to 5.5 V		-	-	0.1
		B port; V ₁ or V ₀ = 0 V to 5.5 V; V _{CC(B)} = 0 V; V _{CC(A)} = 0.9 V to 5.5 V		-	-	0.1
ΔI_{OFF}	additional power-off	DIR input; $V_1 = 0 V \text{ or } 5.5 V$; $V_{CC(A)} = 0 V \text{ to } 0.1 V$; $V_{CC(B)} = 0.9 V \text{ to } 5.5 V$		-	-	±0.1
	leakage current	A port; $V_O = 0 V \text{ or } 5.5 V$; $V_{CC(A)} = 0 V \text{ to } 0.1 V$; $V_{CC(B)} = 0.9 V \text{ to } 5.5 V$; $V_I = 0 V \text{ or } 5.5 V$		-	-	±0.1
		B port; $V_O = 0 V \text{ or } 5.5 V$; $V_{CC(B)} = 0 V \text{ to } 0.1 V$; $V_{CC(A)} = 0.9 V \text{ to } 5.5 V$; $V_I = 0 V \text{ or } 5.5 V$		-	-	±0.1

Downloaded from Arrow.com.

2-bit d

Symbol	Parameter	Conditions		-40 °C to +125 °C	+25	5 °C
				Min	Тур	Max
I _{CC}	supply current	A port; $V_I = 0 V$ or V_{CCI} ; $I_O = 0 A$	[1]			
		$V_{CC(A)}, V_{CC(B)} = 0.9 V \text{ to } 5.5 V$		-	-	2
		V _{CC(A)} = 5.5 V; V _{CC(B)} = 0 V		-	-	2
		V _{CC(A)} = 0 V; V _{CC(B)} = 5.5 V		-	-	±0.1
		B port; $V_I = 0 V$ or V_{CCI} ; $I_O = 0 A$				
		$V_{CC(A)}$, $V_{CC(B)} = 0.9$ V to 5.5 V		-	-	2
		V _{CC(B)} = 5.5 V; V _{CC(A)} = 0 V		-	-	2
		V _{CC(B)} = 0 V; V _{CC(A)} = 5.5 V		-	-	±0.1
ΔI _{CC}	additional supply current	per input; other pins at V _{CCI} or ground (0 V); I _O = 0 A; V _{CC(A)} , V _{CC(B)} = 4.5 V to 5.5 V; V _I = V _{CCI} - 0.6 V	[4]	-	2	100

Table 8. Typical total supply current I_{CC(A)} at T_{amb} = 25 °C

Voltages are referenced to GND (ground = 0 V).

V _{CC(A)}				Vc	V _{CC(B)}										
	0 V	0.9 V	1.2 V	1.5 V	1.8 V	2.5 V									
0 V	0.00	0.01	0.01	0.01	0.01	0.01									
0.9 V	0.01	0.08	0.08	0.08	0.08	0.08									
1.2 V	0.01	0.10	0.10	0.10	0.10	0.10									
1.5 V	0.01	0.13	0.13	0.13	0.13	0.13									
1.8 V	0.01	0.16	0.16	0.16	0.16	0.16									
2.5 V	0.01	0.22	0.22	0.22	0.22	0.22									
3.3 V	0.01	0.29	0.29	0.29	0.29	0.29									
5.0 V	0.01	0.44	0.44	0.44	0.44	0.44									

Table 9. Typical total supply current $I_{CC(B)}$ at T_{amb} = 25 °C

Voltages are referenced to GND (ground = 0 V).

V _{CC(A)}	V _{CC(B)}				V _{CC(B)}									
	0 V	0.9 V	1.2 V	1.5 V	1.8 V	2.5 V								
0 V	0.00	0.01	0.01	0.01	0.01	0.01								
0.9 V	0.01	0.08	0.10	0.13	0.16	0.22								
1.2 V	0.01	0.08	0.10	0.13	0.16	0.22								
1.5 V	0.01	0.08	0.10	0.13	0.16	0.22								
1.8 V	0.01	0.08	0.10	0.13	0.16	0.22								
2.5 V	0.01	0.08	0.10	0.13	0.16	0.22								
3.3 V	0.01	0.08	0.10	0.13	0.16	0.22								
5.0 V	0.01	0.08	0.10	0.13	0.16	0.22								

2-bit d

11. Dynamic characteristics

Table 10. Typical dynamic characteristics at V_{CC(A)} = 0.9 V and T_{amb} = 25 °C Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 7; for waveforms see Fig. 5 and Fig. 6.

Symbol	Parameter	Conditions	Conditions			V _{CC(B)}						
				0.9 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V]	
t _{pd}	propagation delay	nA to nB	[1]	40	22	18.5	16.5	15	15	15	ns	
		nB to nA	[1]	40	33	32	31	31	31	32	ns	
t _{dis}	disable time	DIR to nA	[1]	34	34	34	34	34	34	34	ns	
		DIR to nB	[1]	42	30	26	26	24	25	23	ns	
t _{en}	enable time	DIR to nA	[1]	82	63	58	57	55	56	55	ns	
		DIR to nB	[1]	74	56	53	51	49	49	49	ns	

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

Table 11. Typical dynamic characteristics at $V_{CC(B)}$ = 0.9 V and T_{amb} = 25 °C

Voltages are referenced to GND (ground = 0 V); for test circuit see ; for waveforms see Fig. 5 and Fig. 6.

Symbol	Parameter	Conditions					V _{CC(A)}				Unit
				0.9 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	
t _{pd}	propagation delay	nA to nB	[1]	40	33	32	31	31	31	32	ns
		nB to nA	[1]	40	22	18.5	16.5	15	15	15	ns
t _{dis}	disable time	DIR to nA	[1]	34	16	11	10	7.0	7.7	5.3	ns
		DIR to nB	[1]	42	31	28	28	27	27	27	ns
t _{en}	enable time	DIR to nA	[1]	82	53	47	45	42	42	42	ns
		DIR to nB	[1]	74	49	43	41	38	39	37	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

Table 12. Typical dynamic characteristics at T_{amb} = 25 °C

[1] [2]Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 7.

Symbol	Parameter	Conditions	$V_{CC(A)}$ and $V_{CC(B)}$							
			0.9 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	
C _{PD}	power dissipation capacitance	A port: (direction nA to nB); B port: (direction nB to nA)	1.5	1.6	1.7	1.8	1.9	2.2	2.7	pF
		A port: (direction nB to nA); B port: (direction nA to nB)	9.7	10.2	10.3	10.4	10.7	11	11.9	pF
CI	input capacitance	$V_{I} = 0 V \text{ or } V_{CCI}; V_{CCI} = 0 V \text{ to } 5.5 V$	1.4	1.4	1.4	1.4	1.4	1.4	1.4	pF
C _{I/O}	input/output capacitance	V _O = 0 V; V _{CCO} = 0 V	4.4	4.4	4.4	4.4	4.4	4.4	4.4	pF

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 C_L = load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{sum of the outputs.}$

74AXP2T45

9/26

2-bit d

Table 13. Dynamic characteristics for temperature range -40 °C to +85 °C

Voltages are referenced to GND (ground = 0 V); for test circuit see $\underline{Fig. 7}$; for waveforms see $\underline{Fig. 5}$ and $\underline{Fig. 6}$.

Symbol	Parameter	Conditions	V _{CC(B)}										
			1.2 V :	± 0.1 V	1.5 V :	± 0.1 V	1.8 V ±	: 0.15 V	2.5 V	± 0.2 \			
			Min	Max	Min	Max	Min	Max	Min	Ma			
t _{pd}	propagation	nA to nB [1]											
	delay	V _{CC(A)} = 1.2 V ± 0.1 V	4.0	38	3.6	25	3.4	21	3.1	16			
		V _{CC(A)} = 1.5 V ± 0.1 V	3.5	33	3.0	21	2.8	16.5	2.6	12.			
		V _{CC(A)} = 1.8 V ± 0.15 V	3.1	32	2.7	19	2.4	15	2.2	11			
		$V_{CC(A)} = 2.5 V \pm 0.2 V$	2.8	31	2.4	17.5	2.1	13.5	1.9	9.1			
		V _{CC(A)} = 3.3 V ± 0.3 V	2.7	31	2.3	17	2.0	13	1.8	8.5			
		V _{CC(A)} = 5.0 V ± 0.5 V	2.7	31	2.2	16.5	1.9	12.5	1.6	8.1			
		nB to nA											
		V _{CC(A)} = 1.2 V ± 0.1 V	4.0	38	3.5	33	3.1	32	2.8	31			
		V _{CC(A)} = 1.5 V ± 0.1 V	3.6	25	3.0	21	2.7	19	2.4	17.			
		V _{CC(A)} = 1.8 V ± 0.15 V	3.4	21	2.8	16.5	2.4	15	2.1	13.			
		V _{CC(A)} = 2.5 V ± 0.2 V	3.1	16	2.6	12.5	2.2	11	1.9	9.1			
		V _{CC(A)} = 3.3 V ± 0.3 V	2.9	14.5	2.4	10.5	2.1	9.0	1.7	7.5			
		V _{CC(A)} = 5.0 V ± 0.5 V	2.7	14.5	2.2	9.8	1.9	8.2	1.6	6.6			

2-bit d

Symbol	Parameter	Conditions						Vc	C(B)	
			1.2 V :	± 0.1 V	1.5 V :	± 0.1 V	1.8 V ±	± 0.15 V	2.5 V	± 0.2 \
		l l	Min	Max	Min	Max	Min	Max	Min	Ма
t _{en}	enable time	DIR to nA [1]								
		V _{CC(A)} = 1.2 V ± 0.1 V	9.6	67.3	9.6	67.3	9.6	67.3	9.6	67.
		V _{CC(A)} = 1.5 V ± 0.1 V	7.4	37.5	7.4	37.5	7.4	37.5	7.4	37.
		V _{CC(A)} = 1.8 V ± 0.15 V	6.7	29	6.7	29	6.7	29	6.7	29
		V _{CC(A)} = 2.5 V ± 0.2 V	4.9	19	4.9	19	4.9	19	4.9	19
		V _{CC(A)} = 3.3 V ± 0.3 V	5.3	17.3	5.3	17.3	5.3	17.3	5.3	17.
		V _{CC(A)} = 5.0 V ± 0.5 V	3.7	12	3.7	12	3.7	12	3.7	12
		DIR to nB						· · · · ·		
		V _{CC(A)} = 1.2 V ± 0.1 V	8.9	58.3	8.5	49.3	8.3	47	8.0	45.
		V _{CC(A)} = 1.5 V ± 0.1 V	7.4	45.2	6.9	32.5	6.7	29.8	6.5	27.
		V _{CC(A)} = 1.8 V ± 0.15 V	7.1	42	6.7	28.9	6.4	26.2	6.2	23.
		V _{CC(A)} = 2.5 V ± 0.2 V	5.7	37	5.3	25	5.0	22.5	4.8	20.
		V _{CC(A)} = 3.3 V ± 0.3 V	6.2	37.2	5.8	23.8	5.5	21.2	5.3	18.
		$V_{CC(A)} = 5.0 \text{ V} \pm 0.5 \text{ V}$	5.1	33.7	4.6	21	4.3	18.2	4.0	15.

2-bit d

Symbol	Parameter	Conditions						Vc	C(B)		
			1.2 V	± 0.1 V	1.5 V	± 0.1 V	1.8 V ±	± 0.15 V	2.5 V	2.5 V ± 0.2 V	
			Min	Max	Min	Max	Min	Max	Min	Ma	
t _{dis}	disable time	DIR to nA [1]									
		V _{CC(A)} = 1.2 V ± 0.1 V	4.9	31	4.9	31	4.9	31	4.9	3	
		V _{CC(A)} = 1.5 V ± 0.1 V	3.9	17.8	3.9	17.8	3.9	17.8	3.9	17	
		V _{CC(A)} = 1.8 V ± 0.15 V	4.0	15.9	4.0	15.9	4.0	15.9	4.0	15	
		$V_{CC(A)} = 2.5 V \pm 0.2 V$	2.9	12.9	2.9	12.9	2.9	12.9	2.9	12	
		V _{CC(A)} = 3.3 V ± 0.3 V	3.5	12.3	3.5	12.3	3.5	12.3	3.5	12	
		V _{CC(A)} = 5.0 V ± 0.5 V	2.4	9.6	2.4	9.6	2.4	9.6	2.4	9.	
		DIR to nB									
		V _{CC(A)} = 1.2 V ± 0.1 V	5.6	36.8	4.8	27.9	5.1	26.7	4.4	22	
		V _{CC(A)} = 1.5 V ± 0.1 V	5.1	32.3	4.4	23.1	4.6	21.8	3.8	17	
		V _{CC(A)} = 1.8 V ± 0.15 V	4.7	30.9	4.0	21.5	4.3	20	3.4	16	
		V _{CC(A)} = 2.5 V ± 0.2 V	4.3	29	3.6	20	3.9	17.7	3.0	14	
		V _{CC(A)} = 3.3 V ± 0.3 V	4.2	28.9	3.5	19	3.7	16.7	2.9	12	
		$V_{CC(A)} = 5.0 \text{ V} \pm 0.5 \text{ V}$	4.1	27.8	3.3	18.9	3.6	16.5	2.7	12	
t _t	transition	nA, nB output									
	time	V _{CC(A)} = 1.1 V to 5.5 V	1.0	-	1.0	-	1.0	-	1.0	-	

 $[1] \quad t_{pd} \text{ is the same as } t_{PLH} \text{ and } t_{PHL}; \ t_{dis} \text{ is the same as } t_{PLZ} \text{ and } t_{PHZ}; \ t_{en} \text{ is the same as } t_{PZL} \text{ and } t_{PZH}.$

2-bit d

Table 14. Dynamic characteristics for temperature range -40 °C to +125 °C

Voltages are referenced to GND (ground = 0 V); for test circuit see $\underline{Fig. 7}$; for waveforms see $\underline{Fig. 5}$ and $\underline{Fig. 6}$.

Symbol	Parameter	Conditions						Vc	C(B)	
			1.2 V :	± 0.1 V	1.5 V	± 0.1 V	1.8 V 1	± 0.15 V	2.5 V	± 0.2 \
			Min	Max	Min	Max	Min	Max	Min	Ma
t _{pd}	propagation	nA to nB [1]								
	delay	V _{CC(A)} = 1.2 V ± 0.1 V	4.0	38	3.6	26	3.4	22	3.1	17
		V _{CC(A)} = 1.5 V ± 0.1 V	3.5	33	3.0	22	2.8	17.5	2.6	13.
		V _{CC(A)} = 1.8 V ± 0.15 V	3.1	32	2.7	20	2.4	16	2.2	12
		V _{CC(A)} = 2.5 V ± 0.2 V	2.8	31	2.4	18.5	2.1	14.5	1.9	9.8
		V _{CC(A)} = 3.3 V ± 0.3 V	2.7	31	2.3	18	2.0	14	1.8	9.2
		V _{CC(A)} = 5.0 V ± 0.5 V	2.7	31	2.2	17.5	1.9	13.5	1.6	8.8
		nB to nA	 I							
		V _{CC(A)} = 1.2 V ± 0.1 V	4.0	38	3.5	33	3.1	32	2.8	31
		V _{CC(A)} = 1.5 V ± 0.1 V	3.6	26	3.0	22	2.7	20	2.4	18.
		V _{CC(A)} = 1.8 V ± 0.15 V	3.4	22	2.8	17.5	2.4	16	2.1	14.
		V _{CC(A)} = 2.5 V ± 0.2 V	3.1	17	2.6	13.5	2.2	12	1.9	9.8
		V _{CC(A)} = 3.3 V ± 0.3 V	2.9	15	2.4	11.5	2.1	9.7	1.7	8.
		V _{CC(A)} = 5.0 V ± 0.5 V	2.7	15	2.2	10.5	1.9	9.4	1.6	7.1


2-bit d

Symbol	Parameter	Conditions						Vc	C(B)	
			1.2 V :	± 0.1 V	1.5 V	± 0.1 V	1.8 V ±	: 0.15 V	2.5 V ± 0.2 V	
			Min	Max	Min	Мах	Min	Max	Min	Ma
t _{en}	enable time	DIR to nA [1]								
		V _{CC(A)} = 1.2 V ± 0.1 V	9.6	67.6	9.6	67.6	9.6	67.6	9.6	67
		V _{CC(A)} = 1.5 V ± 0.1 V	7.4	38	7.4	38	7.4	38	7.4	38
		V _{CC(A)} = 1.8 V ± 0.15 V	6.7	30.2	6.7	30.2	6.7	30.2	6.7	30
		$V_{CC(A)} = 2.5 V \pm 0.2 V$	4.9	19.9	4.9	19.9	4.9	19.9	4.9	19
		V _{CC(A)} = 3.3 V ± 0.3 V	5.3	17.9	5.3	17.9	5.3	17.9	5.3	17
		$V_{CC(A)} = 5.0 \text{ V} \pm 0.5 \text{ V}$	3.7	12.2	3.7	12.2	3.7	12.2	3.7	12
		DIR to nB								
		V _{CC(A)} = 1.2 V ± 0.1 V	8.9	58.6	8.5	49.8	8.3	47.3	8.0	46
		V _{CC(A)} = 1.5 V ± 0.1 V	7.4	45.9	6.9	33.3	6.7	30	6.5	27
		V _{CC(A)} = 1.8 V ± 0.15 V	7.1	42.5	6.7	30	6.4	27	6.2	24
		$V_{CC(A)} = 2.5 V \pm 0.2 V$	5.7	37.6	5.3	25.2	5.0	22.7	4.8	20
		V _{CC(A)} = 3.3 V ± 0.3 V	6.2	37.5	5.8	24.8	5.5	21.5	5.3	18
		$V_{CC(A)} = 5.0 \text{ V} \pm 0.5 \text{ V}$	5.1	34.1	4.6	21.5	4.3	18.5	4.0	15

2-bit d

Symbol	Parameter	Conditions						Vc	C(B)	
			1.2 V :	± 0.1 V	1.5 V	± 0.1 V	1.8 V ±	± 0.15 V	2.5 V	± 0.2 \
			Min	Max	Min	Max	Min	Max	Min	Ma
t _{dis}	disable time	DIR to nA [1]								
		V _{CC(A)} = 1.2 V ± 0.1 V	4.9	31.2	4.9	31.2	4.9	31.2	4.9	31
		V _{CC(A)} = 1.5 V ± 0.1 V	3.9	18	3.9	18	3.9	18	3.9	18
		V _{CC(A)} = 1.8 V ± 0.15 V	4.0	16	4.0	16	4.0	16	4.0	16
		$V_{CC(A)} = 2.5 V \pm 0.2 V$	2.9	13	2.9	13	2.9	13	2.9	13
		V _{CC(A)} = 3.3 V ± 0.3 V	3.5	12.4	3.5	12.4	3.5	12.4	3.5	12
		$V_{CC(A)} = 5.0 \text{ V} \pm 0.5 \text{ V}$	2.4	9.7	2.4	9.7	2.4	9.7	2.4	9.
		DIR to nB								
		V _{CC(A)} = 1.2 V ± 0.1 V	5.6	37	4.8	28.3	5.1	27.1	4.4	23
		V _{CC(A)} = 1.5 V ± 0.1 V	5.1	32.6	4.4	23.6	4.6	22	3.8	18
		V _{CC(A)} = 1.8 V ± 0.15 V	4.7	31.1	4.0	22	4.3	20.1	3.4	16
		V _{CC(A)} = 2.5 V ± 0.2 V	4.3	29.8	3.6	20.2	3.9	17.9	3.0	14
		V _{CC(A)} = 3.3 V ± 0.3 V	4.2	29.1	3.5	19.1	3.7	16.9	2.9	12
		$V_{CC(A)} = 5.0 \text{ V} \pm 0.5 \text{ V}$	4.1	28	3.3	19	3.6	16.7	2.7	12
t _t	transition	nA, nB output								
	time	V _{CC(A)} = 1.1 V to 5.5 V	1.0	-	1.0	-	1.0	-	1.0	-

 $[1] \quad t_{pd} \text{ is the same as } t_{PLH} \text{ and } t_{PHL}; \ t_{dis} \text{ is the same as } t_{PLZ} \text{ and } t_{PHZ}; \ t_{en} \text{ is the same as } t_{PZL} \text{ and } t_{PZH}.$



11.1. Waveforms and test circuit

Fig. 6. Enable and disable times

Table 15. Measureme	nt points			
Supply voltage	Input [1]	Output [2]		
V _{CC(A)} , V _{CC(B)}	V _M	V _M	V _X	V _Y
0.9 V to 1.6 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.1 V	V _{OH} - 0.1 V
1.65 V to 2.7 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.15 V	V _{OH} - 0.15 V
3.0 V to 5.5 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.3 V	V _{OH} - 0.3 V


[1] V_{CCI} is the supply voltage associated with the control input or input port.

[2] V_{CCO} is the supply voltage associated with the output port.

Downloaded from Arrow.com.

74AXP2T45

2-bit dual supply translating transceiver; 3-state



Supply voltage Input Load V_{EXT} CL V_{CC(A)}, V_{CC(B)} R_L t_r, t_f V_I [1] t_{PZL}, t_{PLZ} [2] t_{PLH}, t_{PHL} t_{PZH}, t_{PHZ} 0.9 V to 5.5 V GND GND 5 pF 10 kΩ ≤3.0 ns $2V_{CCO}$ V_{CCI}


[1] V_{CCI} is the supply voltage associated with the control input or input port.

[2] V_{CCO} is the supply voltage associated with the output port.

74AXP2T45

17 / 26

Downloaded from Arrow.com.




11.2. Additional propagation delay versus load capacitance graphs

74AXP2T45

Downloaded from Arrow.com.

18 / 26



Downloaded from Arrow.com.

12. Application information

12.1. Unidirectional logic level-shifting application

The circuit given in <u>Fig. 15</u> is an example of the 74AXP2T45 being used in an unidirectional logic level-shifting application.





Fig. 15. Unidirectional logic level-shifting application

Pin	Name	Function	Description
1	V _{CC(A)}	V _{CC1}	supply voltage of system-1 (0.9 V to 5.5 V)
2	1A	OUT1	output level depends on V_{CC1} voltage
3	2A	OUT2	output level depends on V_{CC1} voltage
4	GND	GND	device GND
5	DIR	DIR	the GND (LOW level) determines B port to A port direction
6	2B	IN2	input threshold value depends on V _{CC2} voltage
7	1B	IN1	input threshold value depends on V _{CC2} voltage
8	V _{CC(B)}	V _{CC2}	supply voltage of system-2 (0.9 V to 5.5 V)

12.2. Bidirectional logic level-shifting application

Fig. 16 shows the 74AXP2T45 being used in a bidirectional logic level-shifting application. Since the device does not have an output enable (OE) pin, the system designer should take precautions to avoid bus contention between system-1 and system-2 when changing directions.



System-1 and system-2 must use the same conditions, i.e., both pull-up or both pull-down.

Fig. 16. Bidirectional logic level-shifting application

<u>Table 18</u> gives a sequence that will illustrate data transmission from system-1 to system-2 and then from system-2 to system-1.

State	DIR CTRL	I/O-1	I/O-2	Description
1	Н	output	input	system-1 data to system-2
2	Н	Z	Z	system-2 is getting ready to send data to system-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on the pull-up or pull-down.
3	L	Z	Z	DIR bit is set LOW. I/O-1 and I/O-2 still are disabled. The bus-line state depends on the pull-up or pull-down.
4	L	input	output	system-2 data to system-1

Table 18. Bidirectional logic level-shifting application [1] [2]

[1] System-1 and system-2 must use the same conditions, i.e., both pull-up or both pull-down.

[2] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

12.3. Enable times

Calculate the enable times for the 74AXP2T45 using the following formulas:

- Direction A to B:
 - t_{PZL} (DIR to B) = t_{PHL} (A to B) + t_{PHZ} (DIR to A)
 - t_{PZH} (DIR to B) = t_{PLH} (A to B) + t_{PLZ} (DIR to A)
- Direction B to A:
 - t_{PZL} (DIR to A) = t_{PHL} (B to A) + t_{PHZ} (DIR to B)
 - t_{PZH} (DIR to A) = t_{PLH} (B to A) + t_{PLZ} (DIR to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the 74AXP2T45 initially is transmitting from A to B, then the DIR bit is switched, the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

Downloaded from Arrow.com.

13. Package outline




Fig. 17. Package outline SOT765-1 (VSSOP8)

74AXP2T45


Downloaded from Arrow.com.

74AXP2T45

2-bit dual supply translating transceiver; 3-state

X2SON8: plastic thermal enhanced extremely thin small outline package; no leads; 8 terminals; body 1.35 x 0.8 x 0.35 mm







Downloaded from Arrow.com.

14. Abbreviations

Table 19. Abbreviations				
Acronym	Description			
CDM	Charged Device Model			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			

15. Revision history

Table 20. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AXP2T45 v.1	20200319	Product data sheet	-	-

74AXP2T45

Downloaded from Arrow.com.

16. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

74AXP2T45

2-bit dual supply translating transceiver; 3-state

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Downloaded from Arrow.com.

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	2
4. Marking	2
5. Functional diagram	2
6. Pinning information	3
6.1. Pinning	3
6.2. Pin description	3
7. Functional description	3
8. Limiting values	4
9. Recommended operating conditions	4
10. Static characteristics	5
11. Dynamic characteristics	9
11.1. Waveforms and test circuit	16
11.2. Additional propagation delay versus load capacitance graphs	18
12. Application information	20
12.1. Unidirectional logic level-shifting application	20
12.2. Bidirectional logic level-shifting application	21
12.3. Enable times	21
13. Package outline	22
14. Abbreviations	24
15. Revision history	24
16. Legal information	25

© Nexperia B.V. 2020. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 19 March 2020