

DATA SHEET



PCF8573

Clock/calendar with serial I/O

Product specification
Supersedes data of 1997 March 28

2003 Jan 27

Clock/calendar with serial I/O**PCF8573**

CONTENTS

1	FEATURES
2	GENERAL DESCRIPTION
3	QUICK REFERENCE DATA
4	ORDERING INFORMATION
5	BLOCK DIAGRAM
6	PINNING
7	FUNCTIONAL DESCRIPTION
7.1	Oscillator
7.2	Prescaler and time counter
7.3	Alarm register
7.4	Comparator
7.5	Power on/power fail detection
7.6	Interface level shifters
8	CHARACTERISTICS OF THE I ² C-BUS
8.1	Bit transfer
8.2	Start and stop conditions
8.3	System configuration
8.4	Acknowledge
9	I ² C-BUS PROTOCOL
9.1	Addressing
9.2	Clock/calendar READ/WRITE cycles
10	LIMITING VALUES
11	HANDLING
12	DC CHARACTERISTICS
13	AC CHARACTERISTICS
14	APPLICATION INFORMATION
15	PACKAGE OUTLINES
16	SOLDERING
16.1	Introduction
16.2	Through-hole mount packages
16.2.1	Soldering by dipping or by solder wave
16.2.2	Manual soldering
16.3	Surface mount packages
16.3.1	Reflow soldering
16.3.2	Wave soldering
16.3.3	Manual soldering
16.4	Suitability of IC packages for wave, reflow and dipping soldering methods
17	DATA SHEET STATUS
18	DEFINITIONS
19	DISCLAIMERS
20	PURCHASE OF PHILIPS I ² C COMPONENTS

Clock/calendar with serial I/O

PCF8573

1 FEATURES

- Serial input/output I²C-bus interface for minutes, hours, days and months
- Additional pulse outputs for seconds and minutes
- Alarm register for presetting a time for alarm or remote switching functions
- On-chip power fail detector
- Separate ground pin for the clock allows easy implementation of battery back-up during supply interruption
- Crystal oscillator control (32.768 kHz)
- Low power consumption.



The IC incorporates an addressable time counter and an addressable alarm register for minutes, hours, days and months. Three special control/status flags, COMP, POWF and NODA, are also available. Back-up for the clock during supply interruptions is provided by a 1.2 V nickel cadmium battery. The time base is generated from a 32.768 kHz crystal-controlled oscillator.

2 GENERAL DESCRIPTION

The PCF8573 is a low threshold, CMOS circuit that functions as a real time clock/calendar. Addresses and data are transferred serially via the two-line bidirectional I²C-bus.

3 QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD} - V_{SS1}$	supply voltage, clock (pin 16 to pin 15)	1.1	–	6.0	V
$V_{DD} - V_{SS2}$	supply voltage, I ² C-bus (pin 16 to pin 8)	2.5	–	6.0	V
f_{osc}	crystal oscillator frequency	–	32.768	–	kHz


4 ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
PCF8573P	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
PCF8573T	SO16	plastic small outline package; 16 leads; body width 7.5 mm	SOT162-1

Clock/calendar with serial I/O


PCF8573

5 BLOCK DIAGRAM




6 PINNING

SYMBOL	PIN	DESCRIPTION
A0	1	address input
A1	2	address input
COMP	3	comparator output
SDA	4	serial data line; I ² C-bus
SCL	5	serial clock line; I ² C-bus
EXTPF	6	enable power fail flag input
PFIN	7	power fail flag input
V _{SS2}	8	negative supply 2 (I ² C interface)
MIN	9	one pulse per minute output
SEC	10	one pulse per second output
FSET	11	oscillator tuning output
TEST	12	test input; connect to V _{SS2} if not in use
OSCI	13	oscillator input
OSCO	14	oscillator input/output
V _{SS1}	15	negative supply 1 (clock)
V _{DD}	16	common positive supply



Clock/calendar with serial I/O

PCF8573



7 FUNCTIONAL DESCRIPTION

7.1 Oscillator

The PCF8573 has an integrated crystal-controlled oscillator which provides the timebase for the prescaler. The frequency is determined by a single 32.768 kHz crystal connected between OSCI and OSCO. A trimmer is connected between OSCI and V_{DD}.

7.2 Prescaler and time counter

The prescaler provides a 128 Hz signal at the FSET output for fine adjustment of the crystal oscillator without loading it. The prescaler also generates a pulse once a second to

advance the seconds counter. The carry of the prescaler and the seconds counter are available at the outputs SEC, MIN respectively, and are also readable via the I²C-bus. The mark-to-space ratio of both signals is 1 : 1. The time counter is advanced one count by the falling edge of output signal MIN. A transition from HIGH-to-LOW of output signal SEC triggers MIN to change state.

The time counter counts minutes, hours, days and months, and provides a full calendar function which needs to be corrected only once every four years - to allow for leap-year. Cycle lengths are shown in Table 1.

7.3 Alarm register

The alarm register is a 24-bit memory. It stores the time-point for the next setting of the status flag COMP. Details of writing and reading of the alarm register are included in the description of the characteristics of the I²C-bus.

7.4 Comparator

The comparator compares the contents of the alarm register and the time counter, each with a length of 24 bits. When these contents are equal the flag COMP will be set 4 ms after the falling edge of MIN. This set condition occurs once at the beginning of each minute. This information is latched, but can be cleared by an instruction via the I²C-bus. A clear instruction may be transmitted immediately after the flag is set and will be executed. Flag COMP information is also available at the output COMP. The comparison may be based upon hours and minutes only if the internal flag NODA (no date) is set. Flag NODA can be set and cleared by separate instructions via the I²C-bus, but it is undefined until the first set or clear instruction has been received. Both COMP and NODA flags are readable via the I²C-bus.

Clock/calendar with serial I/O

PCF8573

Table 1 Cycle length of the time counter

UNIT	NUMBER OF BITS	COUNTING CYCLE	CARRY FOR FOLLOWING UNIT	CONTENT OF MONTH COUNTER
minutes	7	00 to 59	59 → 00	
hours	6	00 to 23	23 → 00	
days ⁽¹⁾	6	01 to 28	28 → 01 or 29 → 01	2 2
		01 to 30	30 → 01	4, 6, 9, 11
		01 to 31	31 → 01	1, 3, 5, 7, 8, 10, 12
months	5	01 to 12	12 → 01	

Note

1. During February of a leap-year the 'Time Counter Days' may be set to 29 by directly writing to it using the 'execute address' function. Leap-years must be tracked by the system software.

7.5 Power on/power fail detection

If the voltage $V_{DD} - V_{SS1}$ falls below a certain value, the operation of the clock becomes undefined. Therefore a warning signal is required to indicate that faultless operation of the clock is not guaranteed. This information is latched in a flag called POWF (Power Fail) and remains latched after restoration of the correct supply voltage until a write sequence with EXECUTE ADDRESS has been received. The flag POWF can be set by an internally generated power fail level-discriminator signal for applications with $(V_{DD} - V_{SS1})$ greater than V_{TH1} , or by an externally generated power fail signal for applications with $(V_{DD} - V_{SS1})$ less than V_{TH1} . The external signal must be applied to the input PFIN. The input stage operates with signals of slow rise and fall times. Internally or externally controlled POWF can be selected by input EXTPF as shown in Table 2.

Table 2 Power fail selection

EXTPF ⁽¹⁾	PFIN ⁽¹⁾	FUNCTION
0	0	power fail is sensed internally
0	1	test mode
1	0	power fail is sensed externally
1	1	no power fail sensed

Note

1. 0 = V_{SS1} (LOW); 1 = V_{DD} (HIGH).

The external power fail control operates by absence of the $V_{DD} - V_{SS2}$ supply. Therefore the input levels applied to PFIN and EXTPF must be within the range $V_{DD} - V_{SS1}$. A LOW level at PFIN indicates a power fail. POWF is readable via the I²C-bus. A power-on reset for the I²C-bus control is generated on-chip when the supply voltage $V_{DD} - V_{SS2}$ is less than V_{TH2} .

7.6 Interface level shifters

The level shifters adjust the 5 V operating voltage ($V_{DD} - V_{SS2}$) of the microcontroller to the internal supply voltage ($V_{DD} - V_{SS1}$) of the clock/calendar. The oscillator and counter are not influenced by the $V_{DD} - V_{SS2}$ supply voltage. If the voltage $V_{DD} - V_{SS2}$ is absent ($V_{DD} = V_{SS2}$), the output signal of the level shifter is HIGH because V_{DD} is the common node of the $V_{DD} - V_{SS2}$ and $V_{DD} - V_{SS1}$ supplies. Because the level shifters invert the input signals, the internal circuit behaves as if a LOW signal is present on the inputs. FSET, SEC, MIN and COMP are CMOS push-pull output stages. The driving capability of these outputs is lost when the supply voltage $V_{DD} - V_{SS2} = 0$.

Clock/calendar with serial I/O


PCF8573

8 CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


8.1 Bit transfer

See Fig.4. One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.



8.2 Start and stop conditions

Refer to Fig.5. Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Clock/calendar with serial I/O

PCF8573

8.3 System configuration


Refer to Fig.6. A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.



8.4 Acknowledge

See Fig.7. The number of data bytes transferred between the start and stop conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by **not** generating an acknowledge on the **last byte** that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition, see Figs. 10 and 11.



Clock/calendar with serial I/O

PCF8573

9 I²C-BUS PROTOCOL

9.1 Addressing

Before any data is transmitted on the I²C-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure.

The clock/calendar acts as a slave receiver or slave transmitter. Therefore the clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line.

The clock/calendar slave address is shown in Fig.8. Bits A0 and A1 correspond to the two hardware address pins A0 and A1. Connecting these to V_{DD} or V_{SS} allows the device to have 1 of 4 different addresses.




Fig.8 Slave address.

9.2 Clock/calendar READ/WRITE cycles

The I²C-bus configuration for different clock/calendar READ and WRITE cycles is shown in Figs 9, 10 and 11.

The write cycle is used to set the time counter, the alarm register and the flags. The transmission of the clock/calendar address is followed by the MODE-POINTER-word which contains a CONTROL-nibble (Table 3) and an ADDRESS-nibble (Table 4). The ADDRESS-nibble is valid only if the preceding CONTROL-nibble is set to EXECUTE ADDRESS. The third transmitted word contains the data to be written into the time counter or alarm register.






Fig.9 Master transmitter transmits to clock/calendar slave receiver.

Clock/calendar with serial I/O

PCF8573



Clock/calendar with serial I/O

PCF8573

Table 3 MODE-POINTER-word, CONTROL-nibble (bits 8, 7, 6 and 5)

BIT 8	C2	C1	C0	FUNCTION
0	0	0	0	execute address
0	0	0	1	read control/status flags
0	0	1	0	reset prescaler, including seconds counter; without carry for minute counter
0	0	1	1	time adjust, with carry for minute counter (note 1)
0	1	0	0	reset NODA flag
0	1	0	1	set NODA flag
0	1	1	0	reset COMP flag

Note

1. If the seconds counter is below 30 there is no carry. This causes a time adjustment of max. -30 s. From the count 30 there is a carry which adjusts the time by max. +30 s.

Table 4 MODE-POINTER-word, ADDRESS-nibble (bits 4, 3, 2 and 1)

BIT 4	B2	B1	B0	ADDRESSED TO:
0	0	0	0	time counter hours
0	0	0	1	time counter minutes
0	0	1	0	time counter days
0	0	1	1	time counter months
0	1	0	0	alarm register hours
0	1	0	1	alarm register minutes
0	1	1	0	alarm register days
0	1	1	1	alarm register months

At the end of each data word the address bits B1, B0 will be incremented automatically provided the preceding CONTROL-nibble is set to EXECUTE ADDRESS. There is no carry to B2.

Table 5 shows the placement of the BCD upper and lower digits in the DATA byte for writing into the addressed part of the time counter and alarm register respectively.

Table 6 shows the acknowledgement response of the clock calendar as a slave receiver.

Table 5 Placement of BCD digits in the DATA byte; note 1

MSB				DATA				LSB	ADDRESSED TO:
UPPER DIGIT				LOWER DIGIT					
UD	UC	UB	UA	LD	LC	LB	LA		
X	X	D	D	D	D	D	D	hours	
X	D	D	D	D	D	D	D	minutes	
X	X	D	D	D	D	D	D	days	
X	X	X	D	D	D	D	D	months	

Note

1. 'X' is the don't care bit; 'D' is the data bit.

Clock/calendar with serial I/O

PCF8573

Acknowledgement response of the PCF8573 as slave-receiver is shown in Table 6. Note that data is only associated with the 'execute address' function where C0, C1, C2 = 0, 0, 0.

Table 6 Slave receiver acknowledgement; note 1

MODE POINTER								ACKNOWLEDGE ON BYTE:		
BIT 8	C2	C1	C0	BIT 4	B2	B1	B0	ADDRESS	MODE POINTER	DATA
0	0	0	0	0	X	X	X	yes	yes	yes
0	0	0	0	1	X	X	X	yes	no	no
0	0	0	1	X	X	X	X	yes	yes	no
0	0	1	0	X	X	X	X	yes	yes	no
0	0	1	1	X	X	X	X	yes	yes	no
0	1	0	0	X	X	X	X	yes	yes	no
0	1	0	1	X	X	X	X	yes	yes	no
0	1	1	0	X	X	X	X	yes	yes	no
0	1	1	1	X	X	X	X	yes	no	no
1	X	X	X	X	X	X	X	yes	no	no

Note

1. 'X' is 'don't care'.

To read the addressed part of the time counter and alarm register, plus information from specified control/status flags, the BCD digits in the DATA byte are organized as shown in Table 7.

The status of the CONTROL-nibble of the MODE-POINTER-WORD (C2, C1, C0) remains unchanged until re-written.

Table 7 Organization of the BCD digits in the DATA byte; note 1

MSB				DATA				LSB	ADDRESSED TO:
UPPER DIGIT				LOWER DIGIT					
UD	UC	UB	UA	LD	LC	LB	LA		
0	0	D	D	D	D	D	D		hours
0	D	D	D	D	D	D	D		minutes
0	0	D	D	D	D	D	D		days
0	0	0	D	D	D	D	D		months
0	0	0	m	s	NODA	COMP	POWF		control/status flags

Note

1. 'D' is the data bit; 'm' = minutes; 's' = seconds.

Clock/calendar with serial I/O

PCF8573

10 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DD} - V_{SS1}$	supply voltage (pin 16 to pin 15)	-0.3	+8.0	V
$V_{DD} - V_{SS2}$	supply voltage (pin 16 to pin 8)	-0.3	+8.0	V
V_I	input voltage			
	pins 4 and 5 (with input impedance of minimum 500 Ω)	$V_{SS2} - 0.8$	$V_{DD} + 0.8$	V
	pins 6, 7, 13 and 14	$V_{SS1} - 0.6$	$V_{DD} + 0.6$	V
	any other pin	$V_{SS2} - 0.6$	$V_{DD} + 0.6$	V
I_I	DC input current	-	10	mA
I_O	DC output current	-	10	mA
P_{tot}	total power dissipation per package	-	200	mW
P_O	power dissipation per output	-	100	mW
T_{amb}	operating ambient temperature	-40	+85	°C
T_{stg}	storage temperature	-55	+125	°C

11 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However it is good practice to take normal precautions appropriate to handling MOS devices (see "*Handling MOS devices*").

Clock/calendar with serial I/O

PCF8573

12 DC CHARACTERISTICS

$V_{SS2} = 0\text{ V}$; $T_{\text{amb}} = -40\text{ to }+85\text{ }^{\circ}\text{C}$ unless otherwise specified. Typical values at $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V _{DD} – V _{SS2}	supply voltage (I ² C interface)		2.5	5.0	6.0	V
V _{DD} – V _{SS1}	supply voltage (clock)	t _{HD;DAT} ≥ 300 ns	1.1	1.5	V _{DD} – V _{SS2}	V
I _{SS1}	supply current at V _{SS1} (pin 15)	see Fig.12 V _{DD} – V _{SS1} = 1.5 V	–	–3	–10	μA
		V _{DD} – V _{SS1} = 5 V	–	–12	–50	μA
I _{SS2}	supply current at V _{SS2} (pin 8)	V _{DD} – V _{SS2} = 5 V; I _O = 0 all outputs	–	–	–50	μA
Input SCL, input/output SDA						
V _{IL}	LOW level input voltage		–	–	0.3V _{DD}	V
V _{IH}	HIGH level input voltage		0.7V _{DD}	–	–	V
I _{LI}	input leakage current	V _I = V _{SS2} or V _{DD}	–1	–	+1	μA
C _i	input capacitance		–	–	7	pF
Inputs A0, A1, TEST						
V _{IL}	LOW level input voltage		–	–	0.2V _{DD}	V
V _{IH}	HIGH level input voltage		0.7V _{DD}	–	–	V
I _{LI}	input leakage current	V _I = V _{SS2} or V _{DD}	–250	–	+250	nA
Inputs EXTPF, PFIN						
V _{IL}	LOW level input voltage		0	–	0.2V _{DD} – V _{SS1}	V
V _{IH}	HIGH level input voltage		0.7V _{DD} – V _{SS1}	–	–	V
I _{LI}	input leakage current	V _I = V _{SS1} to V _{DD}	–1.0	–	+1.0	μA
		V _I = V _{SS1} to V _{DD} ; T _{amb} = 25 °C	–0.1	–	+0.1	μA
Output SDA (N-channel open-drain)						
V _{OL}	LOW level output voltage	output ON; I _O = 3 mA; V _{DD} – V _{SS2} = 2.5 to 6 V	–	–	0.4	V
I _{LI}	input leakage current	V _{DD} – V _{SS2} = 6 V; V _O = 6 V	–1.0	–	+1.0	μA
Output SEC, MIN, COMP, FSET (normal buffer outputs)						
V _{OL}	LOW level output voltage	V _{DD} – V _{SS2} = 2.5 V; I _O = 0.3 mA	–	–	0.4	V
		V _{DD} – V _{SS2} = 4 to 6 V; I _O = 1.6 mA	–	–	0.4	V
V _{OH}	HIGH level output voltage	V _{DD} – V _{SS2} = 2.5 V; I _O = –0.1 mA	V _{DD} – 0.4	–	–	V
		V _{DD} – V _{SS2} = 4 to 6 V; I _O = –0.5 mA	V _{DD} – 0.4	–	–	V

Clock/calendar with serial I/O

PCF8573

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Internal threshold voltages						
V _{TH1}	power failure detection		1	1.2	1.4	V
V _{TH2}	Power-on reset		1.5	2.0	2.5	V




Fig.12 Typical supply current (I_{SS1}) as a function of clock supply voltage ($V_{DD} - V_{SS1}$) at $T_{amb} = -40$ to $+85$ °C.

Clock/calendar with serial I/O

PCF8573

13 AC CHARACTERISTICS

$V_{SS2} = 0\text{ V}$; $T_{\text{amb}} = -40\text{ to }+85\text{ }^{\circ}\text{C}$ unless otherwise specified. Typical values at $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Rise and fall times of input signals						
t _r	rise time	input EXTPF	–	–	1	μs
		input PFIN	–	–	∞	μs
		all other inputs (levels between V _{IL} and V _{IH})	–	–	1	μs
t _f	fall time	input EXTPF	–	–	1	μs
		input PFIN	–	–	∞	μs
		all other inputs (levels between V _{IL} and V _{IH})	–	–	0.3	μs
Oscillator						
C _{osc}	integrated oscillator capacitance		–	40	–	pF
R _f	oscillator feedback resistance		–	3	–	MΩ
Δf _{osc}	oscillator stability	Δ(V _{DD} – V _{SS1}) = 100 mV; T _{amb} = 25 °C; (V _{DD} – V _{SS1}) = 1.55 V	–	2 × 10 ^{–7}	–	
Quartz crystal parameters (f = 32.768 kHz)						
R _s	series resistance		–	–	40	kΩ
C _L	parallel load capacitance		–	10	–	pF
C _T	trimmer capacitance		5	–	25	pF
I ² C-bus timing (see Fig.13; notes 1 and 2)						
f _{SCL}	SCL clock frequency		–	–	100	kHz
t _{SP}	tolerable spike width on bus		–	–	100	ns
t _{BUF}	bus free time		4.7	–	–	μs
t _{SU;STA}	START condition set-up time		4.7	–	–	μs
t _{HD;STA}	START condition hold time		4.0	–	–	μs
t _{LOW}	SCL LOW time		4.7	–	–	μs
t _{HIGH}	SCL HIGH time		4.0	–	–	μs
t _r	SCL and SDA rise time		–	–	1.0	μs
t _f	SCL and SDA fall time		–	–	0.3	μs
t _{SU;DAT}	data set-up time		250	–	–	ns
t _{HD;DAT}	data hold time		0	–	–	ns
t _{VD;DAT}	SCL LOW to data out valid		–	–	3.4	μs
t _{SU;STO}	STOP condition set-up time		4.0	–	–	μs

Notes

1. All timing values are valid within the operating supply voltage and ambient temperature range and reference to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .
2. A detailed description of the I²C-bus specification, with applications, is given in brochure “The I²C-bus and how to use it”. This brochure may be ordered using the code 9398 393 40011.

Clock/calendar with serial I/O



PCF8573



Clock/calendar with serial I/O

PCF8573

14 APPLICATION INFORMATION




Clock/calendar with serial I/O

PCF8573

15 PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4




Clock/calendar with serial I/O

PCF8573

SO16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1



Clock/calendar with serial I/O

PCF8573

16 SOLDERING**16.1 Introduction**

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mount components are mixed on one printed-circuit board. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

16.2 Through-hole mount packages**16.2.1 SOLDERING BY DIPPING OR BY SOLDER WAVE**

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

16.2.2 MANUAL SOLDERING

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

16.3 Surface mount packages**16.3.1 REFLOW SOLDERING**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferably be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

16.3.2 WAVE SOLDERING

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

16.3.3 MANUAL SOLDERING

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Clock/calendar with serial I/O

PCF8573

16.4 Suitability of IC packages for wave, reflow and dipping soldering methods

MOUNTING	PACKAGE ⁽¹⁾	SOLDERING METHOD		
		WAVE	REFLOW ⁽²⁾	DIPPING
Through-hole mount	DBS, DIP, HDIP, SDIP, SIL	suitable ⁽³⁾	–	suitable
Surface mount	BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable	–
	HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽⁴⁾	suitable	–
	PLCC ⁽⁵⁾ , SO, SOJ	suitable	suitable	–
	LQFP, QFP, TQFP	not recommended ⁽⁵⁾⁽⁶⁾	suitable	–
	SSOP, TSSOP, VSO	not recommended ⁽⁷⁾	suitable	–

Notes

- For more detailed information on the BGA packages refer to the “(LF)BGA Application Note” (AN01026); order a copy from your Philips Semiconductors sales office.
- All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the “Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods”.
- For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.
- These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

Clock/calendar with serial I/O

PCF8573

17 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.
3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

18 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

19 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Clock/calendar with serial I/O

PCF8573

20 PURCHASE OF PHILIPS I²C COMPONENTS

Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Clock/calendar with serial I/O

PCF8573

NOTES

Clock/calendar with serial I/O

PCF8573

NOTES

Clock/calendar with serial I/O

PCF8573

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit <http://www.semiconductors.philips.com>. Fax: **+31 40 27 24825**

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

403512/04/pp28

Date of release: 2003 Jan 27

Document order number: 9397 750 10463

Let's make things better.

**Philips
Semiconductors**



PHILIPS