



ON Semiconductor®

# FQB7N60 / FQI7N60

## N-Channel QFET® MOSFET


### 600 V, 7.4 A, 1.0 Ω

#### Description

This N-Channel enhancement mode power MOSFET is produced using ON Semiconductor's proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, active power factor correction (PFC), and electronic lamp ballasts.

#### Features

- 7.4 A, 600 V,  $R_{DS(on)} = 1.0 \Omega$  (Max.) @  $V_{GS} = 10$  V,  $I_D = 3.7$  A
- Low Gate Charge (Typ. 29 nC)
- Low Crss (Typ. 16 pF)
- 100% Avalanche Tested



#### Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$  unless otherwise noted.

Symbol	Parameter	FQB7N60TM FQB7N60TM-WS FQI7N60TU	Unit
$V_{DSS}$	Drain-Source Voltage	600	V
$I_D$	Drain Current - Continuous ( $T_c = 25^\circ\text{C}$ )	7.4	A
	- Continuous ( $T_c = 100^\circ\text{C}$ )	4.7	A
$I_{DM}$	Drain Current - Pulsed (Note 1)	29.6	A
$V_{GSS}$	Gate-Source Voltage	$\pm 30$	V
$E_{AS}$	Single Pulsed Avalanche Energy (Note 2)	580	mJ
$I_{AR}$	Avalanche Current (Note 1)	7.4	A
$E_{AR}$	Repetitive Avalanche Energy (Note 1)	14.2	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ (Note 3)	4.5	V/ns
$P_D$	Power Dissipation ( $T_A = 25^\circ\text{C}$ ) *	3.13	W
	Power Dissipation ( $T_c = 25^\circ\text{C}$ )	142	W
	- Derate above 25°C	1.14	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
$T_L$	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 Seconds	300	$^\circ\text{C}$

#### Thermal Characteristics

Symbol	Parameter	FQB7N60TM FQB7N60TM-WS FQI7N60TU	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	0.88	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Minimum Pad of 2-oz Copper), Max.	62.5	
	Thermal Resistance, Junction to Ambient (*1 in <sup>2</sup> Pad of 2-oz Copper), Max.	40	

## Package Marking and Ordering Information

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
FQB7N60TM	FQB7N60	D <sup>2</sup> -PAK	Tape and Reel	330 mm	24 mm	800 units
FQB7N60TM-WS	FQB7N60S	D <sup>2</sup> -PAK	Tape and Reel	330 mm	24 mm	800 units
FQI7N60TU	FQI7N60	I <sup>2</sup> -PAK	Tube	N/A	N/A	50 units

## Electrical Characteristics $T_c = 25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

### Off Characteristics

$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	600	--	--	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$	--	0.67	--	$\text{V}/^\circ\text{C}$
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 600 \text{ V}, V_{\text{GS}} = 0 \text{ V}$	--	--	10	$\mu\text{A}$
		$V_{\text{DS}} = 480 \text{ V}, T_c = 125^\circ\text{C}$	--	--	100	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	100	nA
$I_{\text{GSSR}}$	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	-100	nA

### On Characteristics

$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$	3.0	--	5.0	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}, I_D = 3.7 \text{ A}$	--	0.8	1.0	$\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = 50 \text{ V}, I_D = 3.7 \text{ A}$	--	6.4	--	S

### Dynamic Characteristics

$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 25 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	1100	1430	pF
$C_{\text{oss}}$	Output Capacitance		--	135	175	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		--	16	21	pF

### Switching Characteristics

$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 300 \text{ V}, I_D = 7.4 \text{ A}, R_G = 25 \Omega$	--	30	70	ns
$t_r$	Turn-On Rise Time		--	80	170	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	65	140	ns
$t_f$	Turn-Off Fall Time		--	60	130	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 480 \text{ V}, I_D = 7.4 \text{ A}, V_{\text{GS}} = 10 \text{ V}$	--	29	38	nC
$Q_{\text{gs}}$	Gate-Source Charge		--	7	--	nC
$Q_{\text{gd}}$	Gate-Drain Charge		--	14.5	--	nC

### Drain-Source Diode Characteristics and Maximum Ratings

$I_S$	Maximum Continuous Drain-Source Diode Forward Current	--	--	7.4	A	
$I_{\text{SM}}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	29.6	A	
$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}, I_S = 7.4 \text{ A}$	--	--	1.4	V
$t_{\text{rr}}$	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}, I_S = 7.4 \text{ A}, dI_F / dt = 100 \text{ A}/\mu\text{s}$	--	320	--	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		--	2.4	--	$\mu\text{C}$

#### Notes:

1. Repetitive rating : pulse-width limited by maximum junction temperature.
2.  $L = 19.5 \text{ mH}, I_{\text{AS}} = 7.4 \text{ A}, V_{\text{DD}} = 50 \text{ V}, R_G = 25 \Omega$ , starting  $T_J = 25^\circ\text{C}$ .
3.  $I_{\text{SD}} \leq 7.4 \text{ A}, dI/dt \leq 200 \text{ A}/\mu\text{s}, V_{\text{DD}} \leq \text{BV}_{\text{DSS}}$ , starting  $T_J = 25^\circ\text{C}$ .
4. Essentially independent of operating temperature.

## Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.  
Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage  
Variation vs. Source Current  
and Temperature




Figure 5. Capacitance Characteristics






Figure 6. Gate Charge Characteristics


## Typical Characteristics (Continued)




**Figure 7. Breakdown Voltage Variation vs. Temperature**




**Figure 8. On-Resistance Variation vs. Temperature**



**Figure 9. Maximum Safe Operating Area**



**Figure 10. Maximum Drain Current vs. Case Temperature**



**Figure 11. Transient Thermal Response Curve**




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms




Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms





Figure 15. Peak Diode Recovery  $dv/dt$  Test Circuit & Waveforms


## Mechanical Dimensions



**Figure 16. TO263 (D<sup>2</sup>PAK), Molded, 2-Lead, Surface Mount**

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.

## Mechanical Dimensions



### NOTES:

- A. EXCEPT WHERE NOTED CONFORMS TO  
TO262 JEDEC VARIATION AA.
- B**. DOES NOT COMPLY JEDEC STD. VALUE.
- C. ALL DIMENSIONS ARE IN MILLIMETERS.
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS,  
MOLD FLASH AND TIE BAR PROTRUSIONS.
- E. DIMENSION AND TOLERANCE AS PER ANSI  
Y14.5-1994.
- F. LOCATION OF PIN HOLE MAY VARY  
(LOWER LEFT CORNER, LOWER CENTER  
AND CENTER OF PACKAGE)
- G. MAXIMUM WIDTH FOR F102 DEVICE = 1.35 MAX.
- H. DRAWING FILE NAME: TO262A03REV5

**Figure 17. TO262 (I<sup>2</sup>PAK), Molded, 3-Lead, Jedec Variation AA**

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada

**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5817-1050

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local  
Sales Representative