
GENERAL DESCRIPTION

The 87321I is a high performance ÷1, ÷2 Differential-to-LVPECL Clock Generator and a member of the amily of High Performance Clock Solutions from IDT. The CLK, nCLK pair can accept most standard differential input levels. The 87321I is characterized to operate from a 3.3V or 2.5V power supply. Guaranteed part-to-part skew characteristics make the 87321I ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- · One differential LVPECL output
- · One CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- · Maximum clock input frequency: 700MHz
- Translates any single ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nCLK input
- Part-to-part skew: 600ps (maximum)
- Propagation delay: 1.8ns (maximum)
- Additive phase Jitter, RMS: 0.18ps
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- · Available in lead-free (RoHS 6) package

BLOCK DIAGRAM



PIN ASSIGNMENT



87321I

8-Lead SOIC
3.90mm x 4.90mm x 1.37mm package body

M Package

Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/ре	Description
1	CLK	Input	Pulldown	Non-inverting differential clock input.
2	nCLK	Input	Pullup	Inverting differential clock input.
3 MR Input Pulldown reset causing the true outputs (Q) to go low and the inverted (nQ) to go high. When logic LOW, the internal dividers and		Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (Q) to go low and the inverted outputs (nQ) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels. See Table 3.		
4	F_SEL	Input	Pulldown	Selects divider value for Q, nQ outputs as described in Table 3. LVCMOS / LVTTL interface levels.
5	V _{EE}	Power		Negative supply pin.
6, 7	nQ, Q	Output		Differential output pair. LVPECL interface levels.
8	V _{cc}	Power		Positive supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ

TABLE 3. FUNCTION TABLE

MR	F_SEL	Divide Value
1	Х	Reset: Q output low, nQ output high
0	0	÷1
0	1	÷2



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{cc} 4.6V

Inputs, V_{cc} -0.5 V to V_{cc} + 0.5 V

Outputs, I

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, $\theta_{_{\rm JA}}$ 95°C/W (0 Ifpm) Storage Temperature, T $_{_{\rm STG}}$ -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, $V_{ee} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				18	mA

Table 4B. Power Supply DC Characteristics, $V_{cc} = 2.5V \pm 5\%$, $V_{ee} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current				16	mA

Table 4C. LVCMOS/LVTTL DC Characteristics, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{ee} = 0V$, Ta = -40°C to 85° C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		V _{cc} = 3.3V	2		V _{cc} + 0.3	V
V IH	Imput riigir voltage		V _{cc} = 2.5V	1.7		V _{cc} + 0.3	V
V	Input Low Voltage		V _{cc} = 3.3V	-0.3		0.8	V
l v	Input Low Voltage		V _{cc} = 2.5V	-0.3		0.7	V
V	Input Hysteresis	MR, F_SEL		100			mV
I _{IH}	Input High Current	MR, F_SEL	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			150	μA
I	Input Low Current	MR, F_SEL	$V_{cc} = 3.465 \text{V}, \text{ or } 2.625 \text{V} \text{ V}_{IN} = 0 \text{V}$	-5			μΑ

Table 4D. Differential DC Characteristics, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{ee} = 0V$, Ta = -40°C to 85° C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			150	μΑ
IH	Imput High Current	nCLK	$V_{cc} = V_{in} = 3.465 V \text{ or } 2.625 V$			5	μA
	Input Low Current	CLK	$V_{CC} = 3.465 \text{V}, \text{ or } 2.625 \text{V} \text{V}_{IN} = 0 \text{V}$	-5			μA
I _{IL}	Input Low Current	nCLK	$V_{_{CC}} = 3.465V \text{ or } 2.625V, V_{_{IN}} = 0V$	-150			μA
V _{PP}	Peak-to-Peak Input V NOTE 1	oltage;		0.15		1.3	V
V	Common Mode Input NOTE 1, 2	Voltage;		V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE 1: V should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as V_{...}.



Table 4E. LVPECL DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, $V_{ee} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{oL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V	Peak-to-Peak Output Voltage Swing		0.65		1.0	V

NOTE 1: Outputs terminated with 50Ω to V_{cc} - 2V.

Table 4E. LVPECL DC Characteristics, $V_{cc} = 2.5V \pm 5\%$, $V_{ee} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{oL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.5	V
V	Peak-to-Peak Output Voltage Swing		0.4		1.0	V

NOTE 1: Outputs terminated with 50Ω to V_{cc} - 2V.

Table 5A. AC Characteristics, $V_{cc} = 3.3V \pm 5\%$, $V_{ef} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{clk}	Clock Input Frequen	су				700	MHz
t _{PD}	Propagation Delay; NOTE 1	CLK to Q (Dif)		1.2		1.8	ns
tjit	Buffer Additive Phas refer to Additive Pha Section		155.52MHz, Integration Range: (12kHz - 20MHz)		0.18		ps
tsk(pp)	Part-to-Part Skew; N	IOTE 2, 3				600	ps
t _R / t _F	Output Rise/Fall Tim	ie	20% to 80%	100		600	ps
odc	Output Duty Cycle; N	NOTE 4		48		53	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Input duty cycle must be 50%.



Table 5B. AC Characteristics, $V_{cc} = 2.5V \pm 5\%$, $V_{ee} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{CLK}	Clock Input Frequen	су				700	MHz
t _{PD}	Propagation Delay; NOTE 1	CLK to Q (Dif)		1.2		1.8	ns
tjit	Buffer Additive Phas refer to Additive Pha Section		155.52MHz, Integration Range: (12kHz - 20MHz)		0.18		ps
tsk(pp)	Part-to-Part Skew; N	OTE 2, 3				600	ps
t _r / t _r	Output Rise/Fall Tim	е	20% to 80%	100		600	ps
odc	Output Duty Cycle; N	NOTE 4		45		55	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 4: Input duy cycle must be 50%.



ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels

(dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device.

This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.




PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT








DIFFERENTIAL INPUT LEVEL

PART-TO-PART SKEW






OUTPUT RISE/FALL TIME

PROPAGATION DELAY



PARAMETER MEASUREMENT INFORMATION, CONTINUED



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{cc}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V $_{\rm cc}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT



DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 2A to 2E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for IDT HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY IDT HIPERCLOCKS LVHSTL DRIVER




FIGURE 2B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE



RECOMMENDATIONS FOR UNUSED INPUT PINS

INPUTS:

LVCMOS CONTROL PINS

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION



TERMINATION FOR 2.5V LVPECL OUTPUTS

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{∞} - 2V. For V_{∞} = 2.5V, the V_{∞} - 2V is very close to ground

level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.




FIGURE 4A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 4B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 4C. 2.5V LVPECL TERMINATION EXAMPLE



POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 87321I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 87321I is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for V_{cc} = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation into the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 18mA = 62.37mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair

Total Power (3.465V, with outputs switching) = 62.37mW + 30mW = 92.37mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ must be used. Assuming no air flow and a multi-layer board, the appropriate value is 95.0°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85° C with output switching is: 85° C + 0.092W *95°C/W = 93.7°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for 8-pin SOIC, Forced Convection

θ _{JA} by Velocity (Linear Feet per Minute)					
	0	200	500		
Multi-Layer PCB, JEDEC Standard Test Boards	95.0°C/W	88.4°C/W	83.7°C/W		



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.




FIGURE 5. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{∞} – 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.9V$
 - $(V_{CC,MAX} V_{OH,MAX}) = 0.9V$
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.7V$

$$(V_{CC,MAX} - V_{CL,MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{\text{OH_MAX}} - (V_{\text{CC_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OH_MAX}}) = [(2V - (V_{\text{CC_MAX}} - V_{\text{OH_MAX}}))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OH_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW}$$

$$Pd_L = [(V_{\text{OL_MAX}} - (V_{\text{CC_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



RELIABILITY INFORMATION

Table 7. $\theta_{_{JA}} vs.$ Air Flow Table for 8 Lead SOIC

$\theta_{\sf JA}$	by	Velocity	(Linear	Feet	per	Minute)
-------------------	----	----------	---------	------	-----	---------

0 200 500

Multi-Layer PCB, JEDEC Standard Test Boards 95.0°C/W 88.4°C/W 83.7°C/W

TRANSISTOR COUNT

The transistor count for 873211 is: 309



PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 8. PACKAGE DIMENSIONS

CVMDOL	Millimeters		
SYMBOL	MINIMUN	MAXIMUM	
N	8		
А	1.35	1.75	
A1	0.10	0.25	
В	0.33	0.51	
С	0.19	0.25	
D	4.80	5.00	
E	3.80	4.00	
е	1.27 E	BASIC	
Н	5.80	6.20	
h	0.25	0.50	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-012



Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
87321AMILF	87321AIL	8 lead "Lead-Free" SOIC	tube	-40°C to 85°C
87321AMILFT	87321AIL	8 lead "Lead-Free" SOIC	tape & reel	-40°C to 85°C



REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	Date
Α	T9	16	PDN CQ-13-02 - removed leaded devices	2/11/15
A	Т9	16	General Description - Removed HiPerClocks. Ordering Information - removed quantity from tape and reel. Deleted LF note below the table. Updated header and footer.	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/