

Description

The 9DBL0442 / 9DBL0452 devices are 3.3V members of Renesas' Full-Featured PCIe family. The 9DBL0442 / 9DBL0452 supports PCIe Gen1–4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems. It offers a choice of integrated output terminations providing direct connection to 85Ω or 100Ω transmission lines. The 9DBL04P2 can be factory programmed with a user-defined power up default SMBus configuration.

Typical Application

PCle Gen1–4 clock distribution for Riser Cards, Storage, Networking, JBOD, Communications, Access Points

Output Features

- Four 1–200 MHz Low-Power HCSL (LP-HCSL) DIF pairs
 - 9DBL0442 default ZouT = 100Ω
 - 9DBL0452 default Zout = 85Ω
 - 9DBL04P2 factory programmable defaults
- Easy AC-coupling to other logic families, see Renesas application note <u>AN-891</u>


Key Specifications

- PCIe Gen1–4 CC compliant in ZDB mode
- PCIe Gen2 SRIS compliant in ZDB mode
- Supports PCle Gen2–3 SRIS in fanout mode
- DIF cycle-to-cycle jitter < 50ps
- DIF output-to-output skew < 50ps
- Bypass mode additive phase jitter is 0 ps typical rms for PCIe
- Bypass mode additive phase jitter 160fs rms typical at 156.25MHz (1.5MHz to 10MHz)

Features

- Direct connection to 100Ω (xx42) or 85Ω (xx52) transmission lines; saves 16 resistors compared to standard PCIe devices
- 132mW typical power consumption in PLL mode; eliminates thermal concerns
- SMBus-selectable features allows optimization to customer requirements:
 - · Control input polarity
 - · Control input pull up/downs
 - Slew rate for each output
 - Differential output amplitude
 - · Output impedance for each output
 - 50, 100, 125 MHz operating frequency
- Customer defined SMBus power up default can be programmed into P2 device; allows exact optimization to customer requirements
- OE# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- Spread Spectrum tolerant; allows reduction of EMI
- Pin/SMBus selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Device contains default configuration; SMBus interface not required for device operation
- Three selectable SMBus addresses; multiple devices can easily share an SMBus segment
- 5 × 5 mm 32-VFQFPN package; minimal board space

Block Diagram




Note: Resistors default to internal on xx42/xx52 devices. P2 devices have programmable default impedances on an output-by-output basis.



Contents

Description	1
Typical Application	1
Output Features	1
Key Specifications	1
Features	1
Block Diagram	1
Pin Configuration	3
Pin Descriptions	4
Test Loads	5
Alternate Terminations	5
Absolute Maximum Ratings	6
Electrical Characteristics-Clock Input Parameters	6
Electrical Characteristics-SMBus Parameters	6
Electrical Characteristics-Input/Supply/Common Parameters - Normal Operating Conditions	7
Electrical Characteristics-DIF Low-Power HCSL Outputs	8
Electrical Characteristics-Current Consumption	8
Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics	9
Electrical Characteristics–Filtered Phase Jitter Parameters – PCle Common Clocked (CC) Architectures	. 10
Electrical Characteristics-Filtered Phase Jitter Parameters - PCIe Separate Reference Independent Spread (SRIS) Architectures	. 11
Electrical Characteristics-Unfiltered Phase Jitter Parameters	. 11
General SMBus Serial Interface Information	. 12
Marking Diagrams	. 17
Thermal Characteristics	. 17
Package Outline Drawings	. 17
Ordering Information	. 18
Revision History	. 18

Pin Configuration



32-VFQFPN, 5 × 5 mm, 0.5mm pitch

^ prefix indicates internal 120kOhm pull-up resistor

^v prefix indicates internal 120kOhm pull-up and pull-down resistor (biased to VDD/2) v prefix indicates internal 120kOhm pull-down resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	X
CKPWRGD PD#	M	1101100	X
CKPWRGD_PD#	1	1101101	X

Power Management Table²

CKPWRGD_PD#	CLK_IN	SMBus	OEx# Pin	DIFx/D	PLL	
CKFWKGD_FD#	CLK_IN	OE bit		True O/P	True O/P Comp. O/P	
0	X	Χ	Х	Low ¹	Low ¹	Off
1	Running	1	0	Running	Running	On ³
1	Running	1	1	Disabled ¹	Disabled ¹	On ³
1	Running	0	Х	Disabled ¹	Disabled ¹	On ³

- 1. The output state is set by B11[1:0] (Low/Low default)
- 2. Input polarities defined as default values for xx42/xx52 devices.
- 3. If Bypass mode is selected, the PLL will be off, and outputs will be running.

Power Connections

Pin Num	ber	Description				
VDD	GND	Description				
4	33	Input receiver analog				
11	8	Digital Power				
15, 25	33	DIF outputs				
21	33	PLL Analog				

PLL Operating Mode

HiBW_BypM_		Byte1 [7:6]	Byte1 [4:3]
LoBW#	MODE	Readback	Control
0	PLL Lo BW	00	00
М	Bypass	01	01
1	PLL Hi BW	11	11




Pin Descriptions

Pin#	Pin Name	Туре	Pin Description
1	^vHIBW_BYPM_LOBW#	LATCHED IN	Tri-level input to select High BW, Bypass or Low BW mode. This pin is biased to VDD/2 (Bypass
'	VIIIDVV_DII IVI_LODVV#	LATORILD IN	mode) with internal pull up/pull down resistors. See PLL Operating Mode Table for Details.
2	FB_DNC	DNC	True clock of differential feedback. The feedback output and feedback input are connected internally on
	D_DI10	BIVO	this pin. Do not connect anything to this pin.
3	FB_DNC#	DNC	Complement clock of differential feedback. The feedback output and feedback input are connected
	5_5110#	5110	internally on this pin. Do not connect anything to this pin.
4	VDDR3.3	PWR	Power supply for differential input clock (receiver). This VDD should be treated as an analog power rail
			and filtered appropriately. Nominally 3.3V.
5	CLK_IN	IN	True input for differential reference clock.
6	CLK_IN#	IN	Complementary input for differential reference clock.
7	NC	N/A	No connection.
8	GNDDIG	GND	Ground pin for digital circuitry.
9	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
10	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
11	VDDDIG3.3	PWR	3.3V digital power (dirty power).
12	vOE0#	IN	Active low input for enabling output 0. This pin has an internal pull-down.
			1 = disable output, 0 = enable output.
13	DIF0	OUT	Differential true clock output.
14	DIF0#	OUT	Differential complementary clock output.
15	VDDO3.3	PWR	Power supply for outputs. Nominally 3.3V.
16	NC	N/A	No connection.
17	DIF1	OUT	Differential true clock output.
18	DIF1#	OUT	Differential complementary clock output.
19	vOE1#	IN	Active low input for enabling output 1. This pin has an internal pull-down.
19	VOE 1#	l IIN	1 = disable output, 0 = enable output.
20	NC	N/A	No connection.
21	VDDA3.3	PWR	3.3V power for the PLL core.
22	DIF2	OUT	Differential true clock output.
23	DIF2#	OUT	Differential complementary clock output.
24	vOE2#	IN	Active low input for enabling output 2. This pin has an internal pull-down.
24	VOEZ#	l IIN	1 = disable output, 0 = enable output.
25	VDDO3.3	PWR	Power supply for outputs. Nominally 3.3V.
26	NC	N/A	No connection.
27	DIF3	OUT	Differential true clock output.
28	DIF3#	OUT	Differential complementary clock output.
29	vOE3#	IN	Active low input for enabling output 3. This pin has an internal pull-down.
29	VOE3#	IIN	1 = disable output, 0 = enable output.
30	NC	N/A	No connection.
			Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power
31	^CKPWRGD_PD#	IN	Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.
			Tri-level latch to select SMBus Address. It has an internal pull down resistor. See SMBus Address
32	vSADR_tri	LATCHED IN	Selection Table.
33	EPAD	GND	Connect EPAD to ground.
აა	IELYD	GND	Collieu ETAD to glouid.

NOTE: DNC indicates Do Not Connect anything to this pin.

Test Loads

Low-Power Differential Output Test Load



Note: The device can drive transmission line lengths greater than those specified by the PCIe SIG

Terminations

Device	Zo (Ω)	Rs (Ω)
9DBL0442	100	None needed
9DBL0452	100	7.5
9DBL04P2	100	Prog.
9DBL0442	85	N/A
9DBL0452	85	None needed
9DBL04P2	85	Prog.

Alternate Terminations

The 9DBL family can easily drive LVPECL, LVDS, and CML logic. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs"</u> for details.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBL0442 / 9DBL0452. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx				4.6	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5	V	1,3
Input High Voltage, SMBus	V _{IHSMB}	SMBus clock and data pins			3.9	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2500			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Crossover Voltage - DIF_IN	V _{CROSS}	Cross Over Voltage	150		900	mV	1
Input Swing - DIF_IN	V _{SWING}	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	μA	
Input Duty Cycle	d _{tin}	Measurement from differential waveform	45		55	%	1
Input Jitter - Cycle to Cycle	J _{DIFIn}	Differential Measurement	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-SMBus Parameters

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
SMBus Input Low Voltage	V_{ILSMB}	$V_{DDSMB} = 3.3V$			0.8	V	
SMBus Input High Voltage	V _{IHSMB}	V _{DDSMB} = 3.3V	2.1		3.6	٧	
SMBus Output Low Voltage	V _{OLSMB}	At I _{PULLUP}			0.4	٧	
SMBus Sink Current	I _{PULLUP}	At V _{OL}	4			mA	
Nominal Bus Voltage	V_{DDSMB}		2.7		3.6	V	
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t FSMB	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{SMB}	SMBus operating frequency			500	kHz	2,3

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 4.6V.

²Slew rate measured through +/-75mV window centered around differential zero

² The device must be powered up for the SMBus to function.

^{3.} The differential input clock must be running for the SMBus to be active



Electrical Characteristics-Input/Supply/Common Parameters - Normal Operating Conditions

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage for core and analog	3.135	3.3	3.465	V	
Ambient Operating Temperature	T_{AMB}	Industrial range	-40	25	85	°C	
Input High Voltage	V_{IH}	Single-ended inputs except SMBus	0.75 V _{DDx}		$V_{DDx} + 0.3$	V	
Input Low Voltage	V_{IL}	Supply voltage for core and analog	٧				
Input High Voltage	V _{IHtri}		0.75 V _{DDx}		V _{DD} + 0.3	V	
Input Mid Voltage	V_{IMtri}	Single-ended tri-level inputs ('_tri' suffix)	0.4 V _{DDx}	0.5 V _{DDx}	0.6 V _{DDx}	V	
Input Low Voltage	V_{ILtri}		Supply voltage for core and analog	V			
	I _{IN}	Single-ended inputs, V _{IN} = GND, V _{IN} = VDD	-5		5	μA	
Input Current		Single-ended inputs					
input ourrent	I _{INP}	V _{IN} = 0 V; Inputs with internal pull-up resistors	-50		50	μA	
		V _{IN} = VDD; Inputs with internal pull-down					
		Bypass mode	1		200	MHz	2
Input Frequency	F _{IN}	100MHz PLL mode	60	100.00	140	MHz	2
input requeitcy	I IN	50MHz PLL mode	30	50.00	65	MHz	2
		125MHz PLL mode	75	125.00	175	MHz	2
Pin Inductance	L_{pin}				7	nΗ	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1
	C _{OUT}	Output pin capacitance			6	pF	1
Clk Stabilization	T _{STAB}	From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation Frequency PCIe	f _{MODINPCle}	1	30		33	kHz	
Input SS Modulation Frequency non-PCIe	f _{MODIN}	Allowable Frequency for non-PCIe Applications (Triangular Modulation)	0		66	kHz	
OE# Latency	t_LATOE#		1		3	clocks	1,3
Tdrive_PD#	t _{DRVPD}	· · · · · · · · · · · · · · · · · · ·			300	μs	1,3
Tfall	t⊧	Fall time of single-ended control inputs			5	ns	2
Trise	t _R	Rise time of single-ended control inputs			5	ns	2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are >200mV.



Electrical Characteristics-DIF Low-Power HCSL Outputs

TA = T_{AMB}. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	2	2.8	4	V/ns	1,2,3
Siew rate	dV/dt	Scope averaging on, slow setting	1.2	1.9	3.1	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching		7	20	%	1,2,4
Voltage High	V_{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	768	850	mV	7
Voltage Low	V_{LOW}	averaging on)	-150	-11	150		7
Max Voltage	Vmax	Measurement on single ended signal using		811	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-49		IIIV	7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	357	550	mV	1,5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		14	140	mV	1,6

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	I _{DDA}	VDDA, PLL Mode @100MHz		7	10	mA	
Operating Supply Current	I _{DDDIG}	VDDDIG, PLL Mode @100MHz		3.4	5	mA	
	I _{DDO+R}	VDDO+VDDR, PLL Mode, All outputs @100MHz		30.0	37	mA	
	I _{DDRPD}	VDDA, CKPWRGD_PD# = 0		0.6	1.0	mA	1
Powerdown Current	I _{DDDIGPD}	VDDDIG, CKPWRGD_PD# = 0		3.1	4.3	mA	1
	I _{DDAOPD}	VDDO+VDDR, CKPWRGD_PD# = 0		0.9	1.3	mA	1

¹ Input clock stopped.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a ±150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a ±75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.



Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
PLL Bandwidth	BW	-3dB point in High BW Mode (100MHz)	2	3.3	4	MHz	1,5
FLL Dalluwiuii	DVV	-3dB point in Low BW Mode (100MHz)	1	1.5	2	MHz	1,5
PLL Jitter Peaking	t _{IPEAK}	Peak Pass band Gain (100MHz)		0.8	2	dB	1
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50	55	%	1
Duty Cycle Distortion	toco	Measured differentially, Bypass Mode	-1	0.0	1	%	1,3
Skew, Input to Output	t _{pdBYP}	Bypass Mode, V _T = 50%	2500	3406	4500	ps	1
Skew, input to Output	t _{pdPLL}	PLL Mode V _T = 50%	-100	8	100	ps	1,4
Skew, Output to Output	t _{sk3}	V _T = 50%		21	55	ps	1,4
Jitter, Cycle to cycle	ŧ.	PLL mode		15	50	ps	1,2
Julier, Cycle to cycle	Г јсус-сус	Additive Jitter in Bypass Mode		0.1	1	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform.

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate.

⁵ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.



Electrical Characteristics-Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architectures

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	INDUSTRY LIMIT	UNITS	Notes
	tjphPCleG1-CC	PCIe Gen 1		23	32	86	ps (p-p)	1,2,3,5
Phase Jitter, PLL Mode	∜phPCleG2-CC	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz (PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)		0.6	0.8	3	ps (rms)	1,2,5
		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)		1.7	2.1	3.1	ps (rms)	1,2,5
	tjphPCleG3-CC	PCIe Gen 3 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.4	0.48	1	ps (rms)	1,2,5
	tjphPCleG4-CC	PCIe Gen 4 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.4	0.48	0.5	ps (rms)	1,2,5
	tjphPCleG1-CC	PCIe Gen 1		0.0	0.01		ps (p-p)	1,2,5
	t-1,001-00-00	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz (PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)		0.0	0.01		ps (rms)	1,2,4,5
Additive Phase Jitter, Bypass mode	tjphPCleG2-CC	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)		0.0	0.01	N/A	ps (rms)	1,2,4,5
	tjphPCleG3-CC	PCIe Gen 3 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.0	0.01		ps (rms)	1,2,4,5
	tjphPCleG4-CC	PCIe Gen 4 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.0	0.01		ps (rms)	1,2,4,5

¹Applies to all outputs.

² Based on PCIe Base Specification Rev4.0 version 0.7draft. See http://www.pcisig.com for latest specifications.

³ Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk at 1M cycles for a BER of 1⁻¹².

⁴ For RMS values additive jitter is calculated by solving the following equation for b $[a^2+b^2=c^2]$ where a is rms input jitter and c is rms total jitter.

⁵ Driven by 9FGL0841 or equivalent.



Electrical Characteristics-Filtered Phase Jitter Parameters - PCIe Separate Reference Independent Spread (SRIS) Architectures

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	INDUSTRY LIMIT	UNITS	Notes
	tjphPCleG2-SRIS	PCIe Gen 2 (PLL BW of 16MHz , CDR = 5MHz)		1.2	1.5	2	ps (rms)	1,2
Phase Jitter, PLL Mode	tjphPCleG3-SRIS	PCIe Gen 3 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)	N/A		0.7	ps (rms)	1,2,6	
Additive Phase Jitter,	tjphPCleG2-SRIS	PCIe Gen 2 (PLL BW of 16MHz , CDR = 5MHz)		0.0	0.01		ps (rms)	1,2,4
Bypass mode	[†] jphPCleG3-SRIS	PCIe Gen 3 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.0	0.01	N/A	ps (rms)	1,2,4,6

¹ Applies to all outputs.

Electrical Characteristics-Unfiltered Phase Jitter Parameters

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
	tiph156M	156.25MHz, 1.5MHz to 10MHz, - 20dB/decade rollover < 1.5MHz, -		159		N/A	fs	1,2,3
Additive Phase Jitter,	<i>,</i> ,	40db/decade rolloff > 10MHz					(rms)	
Fanout Mode		156.25MHz, 12kHz to 20MHz, -					fs	
	tjph156M12k-20	20dB/decade rollover <12kHz, -		363		N/A	, ,	1,2,3
		40db/decade rolloff > 20MHz					(rms)	

¹Guaranteed by design and characterization, not 100% tested in production.

² Based on PCIe Base Specification Rev3.1a. These filters are different than Common Clock filters. See http://www.pcisig.com for latest specifications.

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk at 1M cycles for a BER of 1⁻¹².

⁴ For RMS values, additive jitter is calculated by solving the following equation for b $[a^2+b^2=c^2]$ where a is rms input jitter and c is rms total jitter.

⁵ As of PCIe Base Specification Rev4.0 draft 0.7, SRIS is not currently defined for Gen1 or Gen4.

⁶ This device does not support PCIe Gen3 SRIS in PLL mode. It supports PCIe Gen3 SRIS in bypass mode.

² Driven by Rohde & Schwartz SMA100.

³ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) sends the byte count = X
- Renesas clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- Renesas clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index B	lock \	Write Operation
Controll	er (Host)		Renesas (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnin	g Byte N		
			ACK
0			
0		X Byte	0
0		U U	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is Latched on SADR pin. Unless otherwise indicated, default values are for the xx42 and xx52. P2 devices are fully factory programmable.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- Renesas clock will acknowledge
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block Read Operation							
Co	ntroller (Host)		Renesas (Slave/Receiver)					
Т	starT bit							
S	lave Address							
WR	WRite							
			ACK					
Beg	inning Byte = N							
			ACK					
RT	RT Repeat starT							
S	lave Address							
RD	ReaD							
	X Byte		ACK					
			Data Byte Count=X					
	ACK							
			Beginning Byte N					
	ACK		_					
		X Byte	0					
	0	×B	0					
	0		0					
	0		Pyto N + V 1					
N	Not acknowledge		Byte N + X - 1					
P	stoP bit							
	OLOT DIL							



SMBus Table: Output Enable Register ¹

Byte 0	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved					0
Bit 6	DIF OE3	Output Enable	RW		Pin Control	1
Bit 5		Reserved				0
Bit 4	DIF OE2	Output Enable	RW	See B11[1:0]	Pin Control	1
Bit 3	DIF OE1	Output Enable	RW	See D11[1.0]	Pin Control	1
Bit 2		Reserved				0
Bit 1	DIF OE0	Output Enable	RW		Pin Control	1
Bit 0		Reserved				0

^{1.} A low on these bits will override the OE# pin and force the differential output to the state indicated by B11[1:0] (Low/Low default)

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	PLLMODERB1	PLL Mode Readback Bit 1	R	See PLL Operat	ing Mode Table	Latch
Bit 6	PLLMODERB0	PLL Mode Readback Bit 0	R	See FLL Opera	ing Mode Table	Latch
Bit 5	PLLMODE SWCNTRL	Enable SW control of PLL Mode RW	control of PLL Mode RW Values in B1[7:6] set Values in B1[4:3 PLL Mode PLL Mode	Values in B1[4:3] set	0	
DIL J	FELINIODE_SWONTKE	Litable 3W control of FEE Mode		PLL Mode	PLL Mode	U
Bit 4	PLLMODE1	PLL Mode Control Bit 1	RW ¹	See PLL Operat	ing Mada Tabla	0
Bit 3	PLLMODE0	PLL Mode Control Bit 0	RW ¹	See FLL Opera	ing wode rable	0
Bit 2		Reserved	•			1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	Controls Output Appolitude RW 00 = 0.6V 01= 0.68V		01= 0.68V	1
Bit 0	AMPLITUDE 0		RW	RW 10 = 0.75V 11 = 0.85V		0

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default	
Bit 7		Reserved				1	
Bit 6	SLEWRATESEL DIF3	Slew rate selection	RW	Slow Setting	Fast Setting	1	
Bit 5	Reserved						
Bit 4	SLEWRATESEL DIF2	Slew rate selection	RW	Slow Setting	Fast Setting	1	
Bit 3	SLEWRATESEL DIF1	Slew rate selection	RW	Slow Setting	Fast Setting	1	
Bit 2		Reserved				1	
Bit 1	SLEWRATESEL DIF0	Slew rate selection	RW	Slow Setting	Fast Setting	1	
Bit 0	Reserved						

Note: See "Low-Power HCSL Outputs" table for slew rates.

SMBus Table: Slew Rate Control Register

Byte 3	Name	Control Function	Type	0	1	Default
Bit 7		Reserved				1
Bit 6		Reserved				1
Bit 5	FREQ_SEL_EN	Enable SW selection of frequency	RW	SW frequency change disabled	SW frequency change enabled	0
Bit 4	FSEL1	Freq. Select Bit 1	RW ¹	00 = 100M,	10 = 125M	0
Bit 3	FSEL0	Freq. Select Bit 0	RW ¹	01 = 50M, 11	= Reserved	0
Bit 2		Reserved				1
Bit 1	Reserved					1
Bit 0	SLEWRATESEL FB	Adjust Slew Rate of FB	RW	Slow Setting	Fast Setting	1

^{1.} B3[5] must be set to a 1 for these bits to have any effect on the part.

Byte 4 is Reserved



SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R		0	
Bit 6	RID2	Revision ID	R	B rev	0	
Bit 5	RID1		R	DIEA.	0	
Bit 4	RID0		R		1	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001	0001 = IDT	
Bit 1	VID1	VENDOR ID	R	וטו – וטטו		0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	RW	00 = FGx, 01 =	DBx ZDB/FOB,	0
Bit 6	Device Type0	Device Type	RW	10 = DMx, 11= DBx FOB		1
Bit 5	Device ID5		RW			0
Bit 4	Device ID4		RW		000110binary or 04 hex	
Bit 3	Device ID3	Device ID	RW	000110hinar		
Bit 2	Device ID2	Device ib	RW	000 i iubiliai		
Bit 1	Device ID1		RW			
Bit 0	Device ID0		RW			

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Type	0	1	Default	
Bit 7	Reserved						
Bit 6	Reserved						
Bit 5	Reserved						
Bit 4	BC4		RW		0		
Bit 3	BC3		RW	Writing to this register w	1		
Bit 2	BC2	Byte Count Programming	RW	bytes will be read bac	0		
Bit 1	BC1		RW	Dyles will be read bac	0		
Bit 0	BC0		RW		0		

Bytes 8 and 9 are Reserved

SMBus Table: PD_Restore

Byte 10	Name	Control Function	Type	0	1	Default	
Bit 7		Reserved					
Bit 6	Power-Down (PD) Restore	· ·					
Bit 5	Reserved						
Bit 4	Reserved						
Bit 3		Reserved				0	
Bit 2		Reserved					
Bit 1	Reserved						
Bit 0		Reserved				0	



SMBus Table: Stop State and Impedance Control

Byte 11	Name	Control Function	Type	0	1	Default
Bit 7	FB_imp[1]	FB Zout RW 00=33Ω DIF Zout 10=100Ω DIF Zout				see Note
Bit 6	FB_imp[0]	FB Zout RW 01=85Ω DIF Zout 11 = Reserved		11 = Reserved	366 MOIE	
Bit 5	Reserved					
Bit 4	Reserved					
Bit 3		Reserved				0
Bit 2		Reserved				0
Bit 1	STP[1]	True/Complement DIF Output Disable	RW	00 = Low/Low	10 = High/Low	0
Bit 0	STP[0]	State		01 = HiZ/HiZ	11 = Low/High	0

Note: xx42 = 10, xx52 = 01, P2 = factory programmable.

SMBus Table: Impedance Control

Byte 12	Name	Control Function	Type	0	1	Default
Bit 7	DIF1_imp[1]	DIF1 Zout	RW	00=33Ω DIF Zout	10=100Ω DIF Zout	
Bit 6	DIF1_imp[0]		RW	01=85Ω DIF Zout	11 = Reserved	
Bit 5	Reserved					
Bit 4	Reserved					see Note
Bit 3	DIF0_imp[1]	DIF0 Zout	RW	00=33Ω DIF Zout	10=100Ω DIF Zout	300 11010
Bit 2	DIF0_imp[0]	Dii 0 200t	RW	01=85Ω DIF Zout	11 = Reserved	
Bit 1	Reserved					
Bit 0	Reserved					

Note: xx42 = 10, xx52 = 01, P2 = factory programmable.

SMBus Table: Impedance Control

Byte 13	Name	Control Function	Type	0	1	Default
Bit 7		Reserved				
Bit 6	Reserved					
Bit 5	DIF3_imp[1]	DIF3 Zout	RW	00=33W DIF Zout	10=100W DIF Zout	
Bit 4	DIF3_imp[0]	DIF3 Zout	RW	01=85W DIF Zout	11 = Reserved	see Note
Bit 3	Reserved					
Bit 2		Reserved				
Bit 1	DIF2_imp[1]	DIF2 Zout	RW	00=33W DIF Zout	10=100W DIF Zout	
Bit 0	DIF2_imp[0]	Dii 2 Zout	RW	01=85W DIF Zout	11 = Reserved	

Note: xx42 = 10, xx52 = 01, P2 = factory programmable.

SMBus Table: Pull-up Pull-down Control

Byte 14	Name	Control Function	Туре	0	1	Default
Bit 7	OE1_pu/pd[1]	OE1 Pull-up(PuP)/	RW	00=None	10=Pup	0
Bit 6	OE1_pu/pd[0]	Pull-down(Pdwn) control	RW	01=Pdwn	11 = Pup+Pdwn	1
Bit 5	Reserved					
Bit 4	Reserved					
Bit 3	OE0_pu/pd[1]	OE0 Pull-up(PuP)/	RW	00=None	10=Pup	0
Bit 2	OE0_pu/pd[0]	Pull-down(Pdwn) control	RW	01=Pdwn	11 = Pup+Pdwn	1
Bit 1	Reserved					0
Bit 0	Reserved					1

Note: xx42 = 10, xx52 = 01, P2 = factory programmable.



SMBus Table: Pull-up Pull-down Control

Byte 15	Name	Control Function	Туре	0	1	Default		
Bit 7		Reserved						
Bit 6	Reserved							
Bit 5	OE3_pu/pd[1]	OE3 Pull-up(PuP)/	RW	00=None	10=Pup	0		
Bit 4	OE3_pu/pd[0]	Pull-down(Pdwn) control	RW	01=Pdwn	11 = Pup+Pdwn	1		
Bit 3		Reserved				0		
Bit 2		Reserved				1		
Bit 1	OE2_pu/pd[1]	OE2 Pull-up(PuP)/	RW	00=None	10=Pup	0		
Bit 0	OE2_pu/pd[0]	Pull-down(Pdwn) control	RW	01=Pdwn	11 = Pup+Pdwn	1		

SMBus Table: Pull-up Pull-down Control

Byte 16	Name	Control Function	Type	0	1	Default
Bit 7	Reserved					
Bit 6	Reserved					
Bit 5	Reserved					
Bit 4	Reserved					
Bit 3	HIBW_BYPM_LOBWpu/pd[1]	HIBW_BYPM_LOBW	RW	00=None	10=Pup	1
Bit 2	HIBW_BYPM_LOBWpu/pd[0]	Pull-up(PuP)/	RW	01=Pdwn	11 = Pup+Pdwn	1
Bit 1	CKPWRGD_PD_pu/pd[1]	CKPWRGD_PD Pull-up(PuP)/	RW	00=None	10=Pup	1
Bit 0	CKPWRGD_PD_pu/pd[0]	Pull-down(Pdwn) control	RW	01=Pdwn	11 = Pup+Pdwn	0

Note: xx42 = 10, xx52 = 01, P2 = factory programmable.

Bytes 17 is Reserved

SMBus Table: Polarity Control


Byte 18	Name	Control Function	Туре	0	1	Default	
Bit 7	Reserved						
Bit 6	OE3_polarity	Sets OE3 polarity	RW	Enabled when Low	Enabled when High	0	
Bit 5	Reserved						
Bit 4	OE2_polarity	Sets OE2 polarity	RW	Enabled when Low	Enabled when High	0	
Bit 3	OE1_polarity	Sets OE1 polarity	RW	Enabled when Low	Enabled when High	0	
Bit 2		Reserved				0	
Bit 1	OE0_polarity	Sets OE0 polarity	RW	Enabled when Low	Enabled when High	0	
Bit 0		Reserved	· · · · · · · · · · · · · · · · · · ·			0	

SMBus Table: Polarity Control

Byte 19	Name	Control Function	Type	0	1	Default		
Bit 7	Reserved							
Bit 6	Reserved							
Bit 5	Reserved							
Bit 4	Reserved							
Bit 3	Reserved							
Bit 2		Reserved				0		
Bit 1	Reserved							
Bit 0	CKPWRGD_PD	Determines CKPWRGD_PD polarity	RW	Power Down when Low	Power Down when High	0		



Marking Diagrams



- Line 2: truncated part number.
 - "I" denotes industrial temperature range device.
- Line 3: "YYWW" is the last two digits of the year and week that the part was assembled.
- Line 4: "COO" denotes country of origin.
- Line 5: "LOT" is the lot sequence number.

ICS
L0452BIL
YYWW
COO
LOT

ICS
4P2B000I
YYWW
COO
LOT

Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θјС	Junction to Case		42	°C/W	1
	θЈЬ	Junction to Base		2.4	°C/W	1
Thermal Resistance	ӨЈА0	Junction to Air, still air	NLG32	39	°C/W	1
THEITIAI IVESISIAIICE	ӨЈА1	Junction to Air, 1 m/s air flow	INLUG	33	°C/W	1
	Ө ЈАЗ	Junction to Air, 3 m/s air flow		28	°C/W	1
	ӨЈА5	Junction to Air, 5 m/s air flow		27	°C/W	1

EPAD soldered to board.

Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/us/en/document/psc/32-vfqfpn-package-outline-drawing-50-x-50-x-090-mm-body-epad-315-x-315-mm-nlg32p1



Ordering Information

Part / Order Number	Notes	Shipping Packaging	Package	Temperature
9DBL0442BKILF	100Ω	Trays	32-VFQFPN	-40 to +85° C
9DBL0442BKILFT	10022	Tape and Reel	32-VFQFPN	-40 to +85° C
9DBL0452BKILF	85Ω	Trays	32-VFQFPN	-40 to +85° C
9DBL0452BKILFT	0317	Tape and Reel	32-VFQFPN	-40 to +85° C
9DBL04P2BxxxKILF	Factory configurable. Contact	Trays	32-VFQFPN	-40 to +85° C
9DBL04P2BxxxKILFT	Renesas for additional information.	Tape and Reel	32-VFQFPN	-40 to +85° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History

Issue Date	Description		
February 28, 2020	1. Corrected "Control Function" descriptions in Bytes 12-15, 18.		
	2. Add missing page numbers.		
February 22, 2017	Replaced POD drawing from P3 [3.10 EPAD] to P1 [3.15 EPAD] option.		
February 8, 2017	Renamed datasheet to 9DBL0442 / 9DBL0452.		
November 11, 2016	Corrected pin 32 to indicate an internal pull-down resistor, not a pull-up resistor.		
June 21, 2016	Updated ESD from 2000V to 2500V.		
June 14, 2016	Electrical Table and SMBus Updates/Corrections.		
	2. Release to final.		
	1. Add PCIe G1-4 Common Clock and PCIe SRIS to electrical tables.		
May 31, 2016	2. Update Electrical Tables to final.		
	3. Changed '1' value in Byte 0 to indicate "Pin Control".		
	4. Stylistic update to block diagram.		
	5. Minor updates to SMBus registers 0 and 1 for Readability.		
	6. Front page text update for family consistency.		
	7. Removed '000' code from ordering information, updated table.		
	8. Minor corrections to Byte 1 [1:0] and Byte 11 [1:0].		


[&]quot;B" is the device revision designator (will not correlate with the datasheet revision).

[&]quot;xxx" is a unique factory assigned number to identify a particular default configuration.



32-VFQFPN, Package Outline Drawing

5.0 x 5.0 x 0.90 mm Body, Epad 3.15 x 3.15 mm. NLG32P1, PSC-4171-01, Rev 02, Page 1




NOTE:

- 1. ALL DIMENSION ARE IN MM. ANGLES IN DEGREES.
- 2. COPLANARITY APPLIE TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08 MM.
- 3. WARPAGE SHALL NOT EXCEED 0.10 MM.
- 4. PIN LOCATION IS UNDENTIFIED BY EITHER CHAMFER OR NOTCH.



32-VFQFPN, Package Outline Drawing

5.0 x 5.0 x 0.90 mm Body, Epad 3.15 x 3.15 mm. NLG32P1, PSC-4171-01, Rev 02, Page 2



RECOMMENDED LAND PATTERN DIMENSION

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES. 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History				
Date Created	Rev No.	Description		
April 12, 2018	Rev 02	New Format		
Feb 8, 2016	Rev 01	Added "k: Value		

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/