

**FEATURES:**


- High performance 1:5 clock driver for general purpose applications
- Operates up to 170MHz at  $V_{DD} = 2.5V$
- Operates up to 200MHz at  $V_{DD} = 3.3V$
- Pin-to-pin skew < 75ps at 3.3V operation
- $V_{DD}$  range: 2.3V to 3.6V
- Output enable glitch suppression
- Available in TSSOP and VQFPN packages

**NOTE: EOL for non-green parts to occur on  
5/13/10 per PDN U-09-01**


**DESCRIPTION:**

The IDT5V2305 is a high performance, low skew clock buffer that operates up to 200MHz. One bank of five outputs provides low skew copies of CLK. Through the use of control pin G, the outputs of bank Y(0:4) can be placed in a low state regardless of CLK input. The device operates in 2.5V and 3.3V environments. The built-in output enable glitch suppression ensures a synchronized output enable sequence to distribute full period clock signals.

The IDT5V2305 is characterized for operation from -40°C to +85°C.

**FUNCTIONAL BLOCK DIAGRAM**


## PIN CONFIGURATION



TSSOP  
TOP VIEW

VFQFPN  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
V <sub>DD</sub>	Power Supply Voltage	-0.5 to +4.6	V
V <sub>I</sub>	Input Voltage <sup>(2)</sup>	-0.5 to V <sub>DD</sub> +0.5	V
V <sub>O</sub>	Output Voltage <sup>(2)</sup>	-0.5 to V <sub>DD</sub> +0.5	V
I <sub>IK</sub>	Input Clamp Current V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub>	±50	mA
I <sub>OK</sub>	Output Clamp Current V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub>	±50	mA
I <sub>O</sub>	Continuous Total Output Current V <sub>O</sub> < 0 to V <sub>DD</sub>	±50	mA
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Not to exceed 4.6V.

## CAPACITANCE<sub>(TA = +25°C, f = 1MHz, V<sub>IN</sub> = 0V)</sub>

Parameter	Description	Min.	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance V <sub>I</sub> = 0V or V <sub>DD</sub>	—	2.5	—	pF

## FUNCTION TABLE<sup>(1)</sup>

Inputs		Output
G	CLK	Y <sub>(0:4)</sub>
L	X	L
H	H	H

### NOTE:

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care

## PIN DESCRIPTION

TERMINAL		Description
Symbol	I/O	
G	I	Output Enable Control for Y(0:4) Outputs. This output enable is active HIGH. If this pin is Logic HIGH, the Y(0:4) clock outputs will follow the input clock (CLK). If this pin is logic LOW, the Y(0:4) outputs will drive low independent of the state of CLK.
Y(0:4)	O	Buffered Output Clocks
CLK	I	Input Reference Frequency
GND		Ground
V <sub>DD</sub>	PWR	DC Power Supply, 2.3V to 3.6V

## RECOMMENDED OPERATING RANGE

Symbol	Description		Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Internal Power Supply Voltage		2.3	2.5		V
				3.3	3.6	
V <sub>IL</sub>	Input Voltage LOW	V <sub>DD</sub> = 3V to 3.6V			0.8	V
		V <sub>DD</sub> = 2.3V to 2.7V			0.7	
V <sub>IH</sub>	Input Voltage HIGH	V <sub>DD</sub> = 3V to 3.6V	2			V
		V <sub>DD</sub> = 2.3V to 2.7V	1.7			
V <sub>I</sub>	Input Voltage		0		V <sub>DD</sub>	V
I <sub>OH</sub>	Output Current HIGH	V <sub>DD</sub> = 3V to 3.6V			-12	mA
		V <sub>DD</sub> = 2.3V to 2.7V			-6	
I <sub>OL</sub>	Output Current LOW	V <sub>DD</sub> = 3V to 3.6V			12	mA
		V <sub>DD</sub> = 2.3V to 2.7V			6	
T <sub>A</sub>	Ambient Operating Temperature		-40		+85	°C

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max	Unit
V <sub>IK</sub>	Input Voltage	V <sub>DD</sub> = 3V, I <sub>IN</sub> = -18mA			-1.2	V
I <sub>IN</sub>	Input Current	V <sub>I</sub> = 0V or V <sub>DD</sub>			±5	µA
I <sub>DD</sub>	Static Device Current <sup>(1)</sup>	CLK = 0V or V <sub>DD</sub> , I <sub>O</sub> = 0mA, V <sub>DD</sub> = 3.3V			25	µA

NOTE:

1. For I<sub>DD</sub> over frequency, see TEST CIRCUIT AND WAVEFORMS.

## DC ELECTRICAL CHARACTERISTICS - V<sub>DD</sub> = 3.3V ± 0.3V

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max	Unit
V <sub>OH</sub>	HIGH level Output Voltage	V <sub>DD</sub> = Min. to Max.	I <sub>OH</sub> = -100µA	V <sub>DD</sub> - 0.2			V
		V <sub>DD</sub> = 3V	I <sub>OH</sub> = -12mA	2.1			
			I <sub>OH</sub> = -6mA	2.4			
V <sub>OL</sub>	LOW level Output Voltage	V <sub>DD</sub> = Min. to Max.	I <sub>OH</sub> = 100µA			0.2	V
			I <sub>OH</sub> = 12mA			0.8	
			I <sub>OH</sub> = 6mA			0.55	
I <sub>OH</sub>	HIGH level Output Current	V <sub>DD</sub> = 3V	V <sub>O</sub> = 1V	-28			mA
		V <sub>DD</sub> = 3.3V	V <sub>O</sub> = 1.65V		-36		
		V <sub>DD</sub> = 3.6V	V <sub>O</sub> = 3.135V			-14	
I <sub>OL</sub>	LOW level Output Current	V <sub>DD</sub> = 3V	V <sub>O</sub> = 1.95V	28			mA
		V <sub>DD</sub> = 3.3V	V <sub>O</sub> = 1.65V		36		
		V <sub>DD</sub> = 3.6V	V <sub>O</sub> = 0.4V			14	

NOTE:

1. All typical values are at respective nominal V<sub>DD</sub>.

**DC ELECTRICAL CHARACTERISTICS -  $V_{DD} = 2.5V \pm 0.2V$**

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max	Unit
$V_{OH}$	HIGH level Output Voltage	$V_{DD} = \text{Min. to Max.}$	$I_{OH} = -100\mu A$	$V_{DD} - 0.2$			V
		$V_{DD} = 2.3V$	$I_{OH} = -6mA$	1.8			
$V_{OL}$	LOW level Output Voltage	$V_{DD} = \text{Min. to Max.}$	$I_{OH} = 100\mu A$			0.2	V
		$V_{DD} = 2.3V$	$I_{OH} = 6mA$			0.55	
$I_{OH}$	HIGH level Output Current	$V_{DD} = 2.3V$	$V_o = 1V$	-17			mA
		$V_{DD} = 2.5V$	$V_o = 1.25V$		-25		
		$V_{DD} = 2.7V$	$V_o = 2.375V$			-10	
$I_{OL}$	LOW level Output Current	$V_{DD} = 2.3V$	$V_o = 1.2V$	17			mA
		$V_{DD} = 2.5V$	$V_o = 1.25V$		25		
		$V_{DD} = 2.7V$	$V_o = 0.3V$			10	

NOTE:

1. All typical values are at respective nominal  $V_{DD}$ .

**TIMING REQUIREMENTS OVER RECOMMENDED RANGE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max	Unit
$f_{CLK}$	Clock Frequency	$V_{DD} = 3V \text{ to } 3.6V$	0		200	MHz
		$V_{DD} = 2.3V \text{ to } 2.7V$	0		170	

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE -

 $V_{DD} = 3.3V \pm 0.3V^{(1)}$ 

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max	Unit
t <sub>PLH</sub>	CLK to Yx	f = 0MHz to 200MHz, C <sub>L</sub> = 25pF	1.3		2.6	ns
t <sub>PHL</sub>						
t <sub>SK(o)<sup>(2)</sup></sub>	Output Skew, Yx to Yx				75	ps
t <sub>SK(p)</sub>	Pulse Skew				200	ps
t <sub>SK(pp)</sub>	Part-to-Part Skew				500	ps
t <sub>R</sub>	Rise Time	V <sub>O</sub> = 0.4V to 2V <sup>(3)</sup>	0.7		2.3	V/ns
t <sub>F</sub>	Fall Time	V <sub>O</sub> = 2V to 0.4V <sup>(3)</sup>	0.7		2.3	V/ns
t <sub>SU</sub>	G before CLK↓	V <sub>(THRESHOLD)</sub> = V <sub>DD</sub> /2	0.1			ns
t <sub>H</sub>	G after CLK↓		0.4			

## NOTES:

1. All typical values are at respective nominal V<sub>DD</sub>.
2. This specification is only valid for equal loading of all outputs.
3. Measured at 100MHz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE -

 $V_{DD} = 2.5V \pm 0.2V^{(1)}$ 


Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max	Unit
t <sub>PLH</sub>	CLK to Yx	f = 0MHz to 170MHz, C <sub>L</sub> = 25pF	1.5		3	ns
t <sub>PHL</sub>						
t <sub>SK(o)<sup>(2)</sup></sub>	Output Skew, Yx to Yx				100	ps
t <sub>SK(p)</sub>	Pulse Skew				350	ps
t <sub>SK(pp)</sub>	Part-to-Part Skew				600	ps
t <sub>R</sub>	Rise Time	V <sub>O</sub> = 0.4V to 1.7V <sup>(3)</sup>	0.4		1.625	V/ns
t <sub>F</sub>	Fall Time	V <sub>O</sub> = 1.7V to 0.4V <sup>(3)</sup>	0.4		1.625	V/ns
t <sub>SU</sub>	G before CLK↓	V <sub>(THRESHOLD)</sub> = V <sub>DD</sub> /2	0.1			ns
t <sub>H</sub>	G after CLK↓		0.4			

## NOTES:

1. All typical values are at respective nominal V<sub>DD</sub>.
2. This specification is only valid for equal loading of all outputs.
3. Measured at 100MHz.


## OUTPUT ENABLE GLITCH SUPPRESSION CIRCUIT

The purpose of the glitch suppression circuitry is to ensure the output enable sequence is synchronized with the clock input such that the output buffer will be enabled on the next full period of the input clock (negative edge triggered by the input clock). The G input must be stable one  $t_{EN}$  - time prior to the falling edge of the CLK for predictable operation.



*G ( $t_{EN}$ ,  $t_{DIS}$ ) Relative to CLK↓*


## TEST CIRCUITS AND WAVEFORMS




### NOTES:

1.  $C_L$  includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics:  
PRR  $\leq 200\text{MHz}$ ;  $Z_0 = 50\Omega$ ;  $t_R < 1.2\text{ns}$ ;  $t_F < 1.2\text{ns}$ .


*Test Load Circuit*



*Voltage Waveforms Propagation Delay Times*




*Output Skew*




*Pulse Skew*

## TEST CIRCUITS AND WAVEFORMS (cont.)



RECOMMENDED LANDING PATTERN



NR 16 pin

NOTE: All dimensions are in millimeters.

## ORDERING INFORMATION

Part / Order Number	Shipping Packaging	Package	Temperature
5V2305PGI	Tubes	16-pin TSSOP	-40 to +85° C
5V2305PGI8	Tape and Reel	16-pin TSSOP	-40 to +85° C
5V2305PGGI	Tubes	16-pin TSSOP	-40 to +85° C
5V2305PGGI8	Tape and Reel	16-pin TSSOP	-40 to +85° C
5V2305NRI	Tubes	16-pin VFQFPN	-40 to +85° C
5V2305NRI8	Tape and Reel	16-pin VFQFPN	-40 to +85° C
5V2305NRGI	Tubes	16-pin VFQFPN	-40 to +85° C
5V2305NRGI8	Tape and Reel	16-pin VFQFPN	-40 to +85° C

"G" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

**NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01**



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

*for SALES:*  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
[clockhelp@idt.com](mailto:clockhelp@idt.com)