

2.5V, 3.3V ECL/LVPECL/LVDS Dual Differential 2:1 Multiplexer

MC100ES6056

NRND

NRND - Not Recommend for New Designs

DATASHEET

Product Discontinuance Notice - Last Time Buy Expires on (12/23/2013)

The MC100ES6056 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. Multiple V_{BB} pins are provided.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

The device features both individual and common select inputs to address both data path and random logic applications.

The 100ES Series contains temperature compensation.

Features

- 360 ps Typical Propagation Delays
- Maximum Frequency > 3 GHz Typical
- PECL Mode Operating Range: $V_{CC} = 2.375 \text{ V}$ to 3.8 V with $V_{EE} = 0 \text{ V}$
- ECL Mode Operating Range: V_{CC} = 0 V with V_{EF} = -2.375 V to -3.8 V
- · Open Input Default State
- · Separate and Common Select
- Q Output Will Default LOW with Inputs Open or at V_{EE}
- V_{BB} Outputs
- LVDS Input Compatible
- 20-Lead Pb-Free Package Available

MC100ES6056 REVISION 6 FEBRUARY 26, 2013



DT SUFFIX 20-LEAD TSSOP PACKAGE CASE 948E-03



EJ SUFFIX 20-LEAD TSSOP PACKAGE Pb-FREE PACKAGE CASE 948E-03



EG SUFFIX 20-LEAD SOIC PACKAGE Pb-FREE PACKAGE CASE 751D-07

ORDERING INFORMATION Device Package MC100ES6056DT TSSOP-20 MC100ES6056DTR2 TSSOP-20 MC100ES6056EJ TSSOP-20 (Pb-Free) MC100ES6056EJR2 TSSOP-20 (Pb-Free) MC100ES6056EG SOIC-20 (Pb-Free) MC100ES6056EGR2 SOIC-20 (Pb-Free)




Figure 1. 20-Lead Pinout (Top View) and Logic Diagram

Table 1. Pin Description

Pin	Function
D0a* – D1a*	ECL Input Data a
D0a* – D1a*	ECL Input Data a Invert
D0b* – D1b*	ECL Input Data b
D0b* - D1b*	ECL Input Data b Invert
SEL0* – SEL1*	ECL Indiv. Select Input
COM_SEL*	ECL Common Select Input
V _{BB0} , V _{BB1}	Output Reference Voltage
Q0 – Q1	ECL True Outputs
<u>Q0</u> – <u>Q1</u>	ECL Inverted Outputs
V _{CC}	Positive Supply
V _{EE}	Negative Supply

Input function will default LOW when left open.

Table 2. Function Table

SEL0	SEL1	COM_SEL	Q0, Q0	Q1, Q1
Х	Х	Н	а	а
L	L	L	b	b
L	Н	L	b	а
Н	Н	L	а	а
Н	L	L	а	b

Table 3. General Specifications

Characteri	stics	Value
Internal Input Pulldown Resistor	75 kΩ	
Internal Input Pullup Resistor		75 kΩ
ESD Protection	Human Body Model Machine Model Charged Device Model	> 4 kV > 400 V > 2 kV
Thermal Resistance (Junction-to-Ambient)	0 LFPM, 20 TSSOP 500 LFPM, 20 TSSOP	140°C/W 100°C/W

Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test

Table 4. DC Characteristics ($V_{CC} = 0 \text{ V}, V_{EE} = -2.5 \text{ V} \pm 5\% \text{ or } 3.8 \text{ V to } -3.135 \text{ V}; V_{CC} = 2.5 \text{ V} \pm 5\% \text{ or } 3.135 \text{ V to } 3.8 \text{ V}, V_{EE} = 0 \text{ V})$

Symbol	Characteristics	-40°C			0°C to 85°C			Unit
Symbol	Cital acteristics	Min	Тур	Max	Min	Тур	Max	Oilit
I _{EE}	Power Supply Current		30	60		30	60	mA
V _{OH}	Output HIGH Voltage ⁽¹⁾	V _{CC} –1150	V _{CC} -1020	V _{CC} -800	V _{CC} –1200	V _{CC} –970	V _{CC} –750	mV
V _{OL}	Output LOW Voltage ⁽¹⁾	V _{CC} –1950	V _{CC} –1620	V _{CC} –1250	V _{CC} –2000	V _{CC} –1680	V _{CC} –1300	mV
V _{IH}	Input HIGH Voltage	V _{CC} -1165		V _{CC} -880	V _{CC} -1165		V _{CC} -880	mV
V _{IL}	Input LOW Voltage	V _{CC} -1810		V _{CC} -1475	V _{CC} -1810		V _{CC} -1475	mV
V_{BB}	Output Reference Voltage	V _{CC} -1380	V _{CC} -1290	V _{CC} -1220	V _{CC} -1380	V _{CC} -1290	V _{CC} -1200	mV
V_{PP}	Differential Input Voltage ⁽²⁾	0.15		1.3	0.15		1.3	V
V _{CMR}	Differential Cross Point Voltage ⁽³⁾	V _{CC} -2.3		V _{CC} -0.8	V _{CC} -2.3		V _{CC} -0.8	V
I _{IH}	Input HIGH Current			150			150	μА
I _{IL}	Input LOW Current	-200			-200			μА

- 1. Output termination voltage V_{TT} = 0 V for V_{CC} = 2.5 V operation is supported but the power consumption of the device will increase. 2. V_{PP} (DC) is the minimum differential input voltage swing required to maintain device functionality.
- 3. V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} (DC) range and the input swing lies within the V_{PP} (DC) specification.

Table 5. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristic	Characteristic Conditions			
V _{SUPPLY}	Power Supply Voltage	Difference between V _{CC} & V _{EE}	3.9	V	
V _{IN}	Input Voltage	$V_{CC} - V_{EE} \le 3.6 \text{ V}$	V _{CC} + 0.3 V _{EE} – 0.3	V	
I _{OUT}	Output Current	Continuous Surge	50 100	mA mA	
I _{BB}	V _{BB} Sink/Source Current		±0.5	°C	
T _A	Operating Temperature Range		-40 to +85	°C	
T _{STG}	Storage Temperature Range		-65 to +150	°C	

^{1.} Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 6. AC Characteristics (V_{CC} = 0 V; V_{EE} = -2.5 V ± 5% or -3.8 V to -3.135 V; V_{CC} = 2.5 V ± 5% or 3.135 V to 3.8 V; V_{EE} = 0 V)⁽¹⁾

			_	40°C to 85°	С		
Symbol	Characteristics		Min	Тур	Max	Unit	
f _{max}	Maximum Frequency			> 3		GHz	
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential	D to Q, $\overline{\underline{Q}}$ SEL to Q, $\overline{\underline{Q}}$ COM_SEL to Q, \overline{Q}	300	400 430 490	500 600 650	ps ps ps	
t _{SKEW}	Skew	Output-to-Output ⁽²⁾ Part-to-Part		10	50 200	ps ps	
t _{JITTER}	Cycle-to-Cycle Jitter	RMS (1σ)			1	ps	
V_{PP}	Minimum Input Swing		200	800	1200	mV	
V_{CMR}	Differential Cross Point Voltage		V _{CC} -2.1		V _{CC} -1.1	V	
t _r / t _f	Output Rise/Fall Time (20%–80%)		70	120	230	ps	

- 1. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC}-2.0 V.
- 2. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.







Figure 2. Typical Termination for Output Driver and Device Evaluation







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUTLINE PRINT VERSION N		IT TO SCALE
TITLE:	20 ID TSSTP PITCH NASMM]: 98ASH70169A	RE∨: B
20 LD TSSOP, PITC			CASE NUMBER: 948E-03	
		STANDARD: JE	DEC	

CASE 948E-03 ISSUE B 20-LEAD TSSOP PACKAGE

NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.



/3\ DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.



/4ackslash dimension does not include interlead flash or protrusion. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.



DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.


6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

7	DΙ	

MENSIONS ARE TO BE DETERMINED AT DATUM PLANE -W-

© FREE	SCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	TO SCALE
TITLE:			DOCUMENT NO]: 98ASH70169A	RE√: B
	20 LD TSSOP, PITCH	0.65MM	CASE NUMBER	R: 948E-03	09 MAR 2005
			STANDARD: JE	DEC	

CASE 948E-03 ISSUE B 20-LEAD TSSOP PACKAGE




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO): 98ASB42343B	REV: J
20LD SOIC W/B, 1.27 PITCH CASE-OUTLINE		CASE NUMBER: 751D-07 23 MAR 200		23 MAR 2005
CASE-OUTE1		STANDARD: JE	IDEC MS-013AC	

CASE 751D-07 ISSUE J 20-LEAD SOIC PACKAGE

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.



THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.

THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:	7 6 5 7 0 1 1	DOCUMENT NO): 98ASB42343B	REV: J
20LD SOIC W/B, 1.2		CASE NUMBER	R: 751D-07	23 MAR 2005
CNSE OUTEIN		STANDARD: JE	EDEC MS-013AC	

CASE 751D-07 ISSUE J 20-LEAD SOIC PACKAGE

Revision History Sheet

Rev	Table	Page	Description of Change	Date
6		1	NRND – Not Recommend for New Designs	12/19/12
6		1	Product Discontinuance Notice – Last Time Buy Expires on (12/23/2013)	2/26/13

We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775

www.IDT.com/go/contactIDT

cantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT

Technical Support

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT's products.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to signifi-

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third protected names.