

NV Controller With Battery Monitor

Features

- ➤ Power monitoring and switching for nonvolatile control of SRAMs
- ➤ Write-protect control
- ➤ Battery-low and battery-fail indicators
- ➤ Reset output for system power-on reset
- ➤ Input decoder for control of up to 2 banks of SRAM
- > 3-volt primary cell input
- ➤ 3-volt rechargeable battery input/output

General Description


The CMOS bq2203A SRAM Nonvolatile Controller With Battery Monitor provides all the necessary functions for converting one or two banks of standard CMOS SRAM into nonvolatile read/write memory. The bq2203A is compatible with the Personal Computer Memory Card International Association (PCMCIA) recommendations for battery-backed static RAM memory cards.

A precision comparator monitors the 5V $V_{\rm CC}$ input for an out-of-tolerance condition. When out of tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect banks of SRAM.

Power for the external SRAMs is switched from the V_{CC} supply to the battery-backup supply as V_{CC} decays. On a subsequent power-up, the V_{OUT} supply is automatically switched from the backup supply to the V_{CC} supply. The external SRAMs are write-protected until a power-valid condition exists. The reset output provides power-fail and power-on resets for the system. The battery monitor indicates battery-low and battery-fail conditions.

During power-valid operation, the input decoder selects one of two banks of SRAM.

Pin Connections



Pin Names

Supply output

A Off.	Suppry output
RST	Reset output
THS	Threshold select input
CE	chip-enable active low input
CECONI.	Conditioned chip-enable outputs
CECON2	
A	Bank select input
BCF	Battery fail push-pull output
BCl.	Battery low push-pull output
BC_P	3V backup supply input
BC_S	3V rechargeable backup supply input/output
NC	No connect
V_{CC}	5-volt supply input
V_{SS}	Ground

Functional Description

Two banks of CMOS static RAM can be battery-backed using the VOLTT and the conditioned chip-enable output pins from the bq2203A. As the voltage input VCC slews down during a power failure, the two conditioned chip-enable outputs, \overline{CE}_{CON1} and \overline{CE}_{CON2} , are forced inactive independent of the chip-enable input \overline{CE} .

This activity unconditionally write-protects external SRAM as $V_{\rm CC}$ falls to an out-of-tolerance threshold VpFD. VpFD is selected by the threshold select input pin, THS. If THS is tied to VSS, the power-fail detection occurs at 4.62V typical for 5% supply operation.

If THS is tied to V_{CC} , power-fail detection occurs at 4.37V typical for 10% supply operation. The THS pin must be tied to V_{SS} or V_{CC} for proper operation.

If a memory access is in process to any of the two external banks of SRAM during power-fail detection, that memory cycle continues to completion before the memory is write-protected. If the memory cycle is not terminated within time twpt (150µs maximum), the two chip-enable outputs are unconditionally driven high, write-protecting the controlled SRAMs.

Nov. 1994 B

As the supply continues to fall past VPFD, an internal switching device forces V_{OUT} to the external backup energy source. \overline{CE}_{CON1} and \overline{CE}_{CON2} are held high by the V_{OUT} energy source.

During power-up, VOUT is switched back to the 5V supply as VCC rises above the backup cell input voltage sourcing VOUT. Outputs $\overline{\text{CE}}_{\text{CON1}}$ and $\overline{\text{CE}}_{\text{CON2}}$ are held inactive for time tCER (120ms maximum) after the power supply has reached VPFD, independent of the $\overline{\text{CE}}$ input, to allow for processor stabilization.

During power-valid operation, the \overline{CE} input is passed through to one of the two \overline{CE}_{CON} outputs with a propagation delay of less than 10ns. The \overline{CE} input is output on one of the two \overline{CE}_{CON} output pins depending on the level of bank select input A, as shown in the Truth Table.

Bank select input A is usually tied to a high-order address pin so that a large nonvolatile memory can be designed using lower-density memory devices. Nonvolatility and decoding are achieved by hardware hookup as shown in Figure 1.

The reset output (\overline{RST}) goes active within tppp (150µs maximum) after Vppp, and remains active for a minimum of 40ms (120ms maximum) after power returns valid. The \overline{RST} output can be used as the power-on reset for a microprocessor. Access to the external RAM may begin when \overline{RST} returns inactive.

Energy Cell Inputs—BCP, BCS

Two backup energy source inputs are provided on the bq2203A—a primary cell BCp and a secondary cell BCs. The primary cell input is designed to accept any 3V primary battery (non-rechargeable), typically some type of lithium chemistry. If a primary cell is not to be used, the BCp pin should be tied to Vss. The secondary cell input BCs is designed to accept constant-voltage current-limited rechargeable cells.

During normal 5V power valid operation, 3.3V typical is output on the BCs pin and is current-limited internally. Although this charging method can be used with various 3V secondary cells, it is specifically designed for a Panasonic VL (vanadium-lithium) series of rechargeable cells.




Figure 1. Hardware Hookup (5% Supply Operation)

Nov. 1994 B

If a secondary cell is not to be used, the BCs pin must be tied directly to V_{SS} .

 $V_{\rm CC}$ falling below VPFD starts the comparison of BCs and BCp. The BC input comparison continues until V_{CC} rises above V_{SO}. Power to V_{OUT} begins with BCs and switches to BCp only when BCs is less than BCp minus V_{BSO}. The controller alternates to the higher BC voltage when the difference between the BC input voltages is greater than V_{BSO}. Alternating the backup batteries allows one-at-a-time battery replacement and efficient use of both backup batteries.

To prevent battery drain when there is no valid data to retain, V_{OUT} , $\overrightarrow{CE}_{CON1}$, and $\overrightarrow{CE}_{CON2}$ are internally isolated from BCp and BCs by either of two methods:

- Initial connection of a battery to BC_P or BC_S (V_{CC} grounded) or
- Presentation of an isolation signal on \(\overline{CE}\).

A valid isolation signal requires \overline{CE} low as V_{CC} crosses both VPFD and VSO during a power-down. See Figure 2. Between these two points in time, \overline{CE} must be brought to $V_{CC}*(0.48$ to 0.52) and held for at least 700ns. The isolation signal is invalid if \overline{CE} exceeds $V_{CC}*0.54$ at any point between V_{CC} crossing V_{PFD} and V_{SO} .

The isolation function is terminated and the appropriate battery is connected to V_{OUT}, $\overrightarrow{CE}_{CON1}$, and $\overrightarrow{CE}_{CON2}$ by powering V_{CC} up through V_{PFD}.

Battery Monitor—BCL, BCF

As V_{CC} rises past V_{PFD} , the battery voltage on BCp is compared with a dual-voltage reference. The result of this comparison is latched internally, and output after t_{BC} when V_{CC} rises past $\overline{V_{PFD}}$. If the battery voltage on BCp is below V_{BL} , then \overline{BCL} is asserted low. If the battery is below V_{BE} , then \overline{BCL} and \overline{BCF} are asserted low. The results of this comparison remain latched until V_{CC} falls below V_{PFD} .




Figure 2. Battery Isolation Signal

Truth Table

In	put	Ou	tput
CE	Α	CE _{CON1}	CE _{CON2}
Н	X	Н	Н
L	L	L	Н
L	Н	Н	L

Nov. 1994 B

3/8

Absolute Maximum Ratings

Symbol	Parameter	Value	Unit	Conditions
v_{cc}	DC voltage applied on V _{CC} relative to V _{SS}	-0.3 to +7.0	v	
V_{T}	DC voltage applied on any pin excluding $V_{\rm CC}$ relative to $V_{\rm SS}$	-0.3 to +7.0	v	$V_T \le V_{CC} + 0.3$
		0 to 70	°C	Commercial
TOPR	Operating temperature	-40 to +85	°C	"N" Industrial
TSTG	Storage temperature	-55 to +125	°C	
TBIAS	Temperature under bias	-40 to +85	°C	1
TSOLDER	Soldering temperature	260	$^{\circ}\mathrm{C}$	For 10 seconds
IOUT	Vour current	200	mA	

Note:

Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

Recommended DC Operating Conditions (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
_		4.75	5.0	5.5	V	THS = V _{SS}
V_{CC}	Supply voltage	4.50	5.0	5.5	v	THS = V _{CC}
V _{BCP}		2.0	-	4.0	V	V _{CC} < V _{BC}
V _{BCS}	Backup cell input voltage	2.0	-	4.0	v	V _{CC} < V _{BC}
Vss	Supply voltage	0	0	0	V	
VIL	Input low voltage	-0.3	_	0.8	v	
V _{IH}	Input high voltage	2.2	-	V _C C + 0.3	V	
THS	Threshold select	-0.3	-	V _{CC} + 0.3	v	

Note:

Typical values indicate operation at TA = 25°C, VCC = 5V.

DC Electrical Characteristics ($T_A = T_{OPR}$, $V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
ILI	Input leakage current	-	-	± 1	μΑ	V _{IN} = V _{SS} to V _{CC}
Vон	Output high voltage	2.4	-	-	V	I _{OH} = -2.0mA
VOHB	V _{OH} , backup supply	V _{BC} - 0.3	-	-	V	$V_{BC} > V_{CC}$, $I_{OH} = -10\mu A$
VOL	Output low voltage	<u>-</u>	-	0.4	V	$I_{OL} = 4.0 \text{mA}$
Icc	Operating supply current	-	3	6	mA	No load on outputs
Voes	Power-fail detect voltage	4.55	4.62	4.75	V	$THS = V_{SS}$
v_{PFD}	rower-tail detect voltage	4.30	4.37	4.50	V	THS = V _{CC}
v_{so}	Supply switch-over voltage	-	V_{BC}	-	V	
ICCDR	Data-retention mode current	-	-	100	nA	No load on outputs
Vna	Active backup cell voltage	-	$V_{\rm BCS}$	-	v	V _{BCS} > V _{BCP} + V _{BSO}
V_{BC}	Active backup tell voltage	_	V _{BCP}		V	V _{BCP} > V _{BCS} + V _{BSO}
V_{BSO}	Battery switch-over voltage	0.25	0.4	0.6	v	
R _{BCS}	BCs charge output internal resistance	500	1000	1750	Ω	V _{BCSO} ≥3.0V
V _{BCSO}	BCs charge output voltage	3.15	3.3	3.5	v	V _{CC} > V _{PFD} , \overline{RST} inactive, full charge or no load
IOUT1	V _{OUT} current	-	-	160	mA	$V_{OUT} \ge V_{CC} - 0.3V$
I _{OUT2}	VOUT current	-	100	-	μA	$V_{OUT} \ge V_{BC} - 0.2V$
V _{BL}	Voltage battery low	2.3	-	2.5	V	BCP input only
V _{BF}	Voltage battery fail	2.0	-	2.2	V	BCP input only

Note: Typical values indicate operation at $T_A = 25$ °C, $V_{CC} = 5V$ or V_{BC} .

Capacitance (TA = 25°C, F = 1MHz, VCC = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
CIN	Input capacitance	-	-	8	р F	Input voltage = 0V
Cout	Output capacitance	-	-	10	рF	Output voltage = 0V

Note: This parameter is sampled and not 100% tested.

5/8

AC Test Conditions

Parameter	Test Conditions		
Input pulse levels	0V to 3.0V		
Input rise and fall times	5ns		
Input and output timing reference levels	1.5V (unless otherwise specified)		
Output load (including scope and jig)	See Figure 3		




Figure 3. Output Load

Power-Fail Control (TA = TOPR)


Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
tpF	V _{CC} slew 4.75 to 4.25 V	300	<u>_</u>	<u>-</u>	μs	
tfs	V _{CC} slew 4.25 V to V _{SO}	10	-	-	μs	
tPU	V _{CC} slew 4.25 to 4.75 V	0	-	 	μs	
tCED	Chip-enable propagation delay	i 	7	10	ns	
tCER	Chip-enable recovery time	40	80	120	ms	Time during which SRAM is write- protected after V _{CC} passes V _{PFD} on power-up
t_{RR}	V _{PFD} to RST inactive	tcer	-	tcer	ms	Time, after V _{CC} becomes valid, before RST is cleared
tas	Input A set up to CE	0	-	-	ns	
twpT	Write-protect time	40	100	150	μs	Delay after V _{CC} slews down past V _{PFD} before SRAM is write-protected
tR	VppD to RST active	twpf		twpr	μs	Delay after V _{CC} slews down past V _{PFD} before RST is active
tBC	VPFD to BCL/BCF active	tcer	-	tcer	ms	Delay <u>after VCC sle</u> ws up past VPFD before BCL or BCF is active

Note: Typical values indicate operation at $T_A = 25^{\circ}C$, $V_{CC} = 5V$.

Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.


Nov. 1994 B

Power-Down Timing




TD220202.eps

Power-Up Timing



Address-Decode Timing



TD220204 eps

Nov. 1994 B

7/8


Data Sheet Revision History

Change No.	Page No.	Description	Nature of Change
1	_	Changed data sheet from "Preliminary" to "Final"	
1	5	Changed maximum charge output internal resistance (R_{BCS})	Was: 1500Ω Is: 1750Ω

Note:

Change 1 = Nov. 1994 B changes from Dec. 1992 A.

Ordering Information



*Contact factory for availability.