


Data sheet acquired from Harris Semiconductor SCHS079C – Revised October 2003

RECOMMENDED FOR

# CD4522B Types

Advance Information/ **Preliminary Data** 



### **CMOS Programmable BCD** Divide-by-"N" Counter

#### Features:

- Internally synchronous for high internal and external speeds.
- Logic edge-clocked design increments on positive Clock transition or on negative Clock Inhibit transition.
- 100% tested for quiescent current at 20-V.
- 5-V, 10-V, and 15-V parametric ratings.
- High-Voltage Types (20-Volt Rating) Standard symmetrical output characteristics.
  - Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C.
  - Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."

CD4522B programmable BCD counter has a decoded "0" state output for divide-by-N applications. In single stage operation the "0" output is tied to the Preset Enable input. The Cascade Feedback allows multiple stage divide-by-N operation without the need for external gating. A HIGH on the Clock Inhibit disables the pulse-counting function. A HIGH on the Master Reset asynchronously resets the divide-by-N operation. The output is presented in BCD format.

The CD4522B-series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

#### **Applications:**

- Frequency synthesizers
- Phase-locked loops
- Programmable down counters
- Programmable frequency dividers


MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	500mW
For T <sub>A</sub> = +100°C to +125°C	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s max	+265°C

#### TRUTH TABLES

CLOCK	CLOCK INHIBIT	PRESET ENABLE	MASTER RESET	ACTION
0	0	0	0	No Count
	0	0	0	Count Down
x	1	0	0	No Count
1 1	~	0	0	Count Down
Х	Х	1	0	Preset
X	Х	Х	1	Reset

X = Don't Care

		OUT	PUTS		
Count	Qo	Q <sub>1</sub>	Q <sub>2</sub>	Q₃	
0	0	0	0	0	
1	1 1	0	0	- 0	
S 225	0	1	0	0	
3-2"	en fish	1	0	0	
4	0	0	1	0	
5	1 6	0	. 1	0	
6	0	1	- 1	0	
. 7	1 1	1	. 1	0	
8 🚉	0	0	0	1	
9	1 2	0 .	. 0	1	



a. Basic diagram.




Fig. 1 - Logic diagram for the CD4522B.

### RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}\text{C}$ , except as noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS	V <sub>DD</sub>	LIN	IITS	UNITS
	(V)	Min.	Max.	]
Supply-Voltage Range (For T <sub>A</sub> = Full Package- Temperature Range		3	18	v
Pulse Width: Clock, tw(cc)	5 10 15	250 100 80		ns
Preset Enable, tw(cc)	5 10 15	250 100 80	_	ns
Master Reset, tw( <sub>MR</sub> )	5 10 15	350 250 200	<del>-</del>	пѕ
Clock Frequency, fcL	5 10 15		1.5 3.0 4.0	MHz
Clock Rise and Fall Time true, true	5 10 15	# 	15 15 15	μs
Preset Enable Set-up Time, t <sub>su</sub>	5 10 15	0 0 0	_ _ _	ns
Preset Enable Hold Time, t <sub>h</sub>	5 10 15	75 25 20		ns
Master Reset Removal Time, t <sub>rem</sub>	5 10 15	130 50 30	-	ns




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC	cc	NOITION	IS	LI	MITS AT	INDICA	TED TE	MPERAT	URES (	PC)	UNITS
	V <sub>o</sub>	Vin	<b>V</b> DD						+25		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	, Тур.	Max.	
Quiescent Device		0, 5	5	5	5	150	150		0.04	5	
Current, IDD Max.		0, 10	10	10	10	300	300		0.04	10	]
		0, 15	15	20	20	600	600		0.04	20	μΑ
		0, 20	20	100	100	3000	3000	1	0.08	100	
Output Low	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1		]
(Sink) Current	0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6		
lo∟ Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8		
Output High	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		]
I <sub>он</sub> Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Voltage:	_	0, 5	5		0.	05			0	0.05	]
Low-Level,		0, 10	10		0.	05			0	0.05	
V <sub>OL</sub> Max.		0, 15	15		0.	05			0	0.05	]
Output Voltage:	_	0, 5	5		4.	95		4.95	5		
High-Level		0, 10	10		9.	95		9.95	10	_	
V <sub>он</sub> Min.		0, 15	15		. 14	.95		14.95	15		V
Input low	0.5, 4.5	<u>-</u>	5		1	.5		_	_	1.5	] `
Voltage, V <sub>IL</sub> Max.	1, 9	_	10		;	3		_	_	3	
	1.5, 13.5	_	15		4				_	4	]
Input High	0.5, 4.5	_	5	3.5				3.5	_	_	]
Voltage, V <sub>IH</sub> Min.	1, 9		10		7						]
	1.5, 13.5	_	15		1	1		11			
Input Current, In Max.	_	0, 18	18	±0.1	±0.1	±1.	±1		±10 <sup>-5</sup>	±0.1	μΑ




Fig. 4 — Typical output high (source) current characteristics.




Fig. 5 — Minimum output high (source) current characteristics.

#### DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}C$ , Input $t_r$ , $t_f=20$ ns, $C_I=50$ pF, $R_L$ , =200 k $\Omega$

0114040000000	TEST CO	NDITIONS		LIMITS		UNITS
CHARACTERISTIC		V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS
Propagation Delay Time; t <sub>PHL</sub> , t <sub>PLH:</sub> Clock to "Q" outputs		5 10 15		550 225 160	1100 450 320	ns
Clock to "0" output		5 10 15	, _ _ _	420 160 110	710 270 190	ns
Clock inhibit to "Q" outputs		5 10 15	_ 	270 100 70	540 200 140	ns
Master reset to "Q" outputs		5 10 15	_ - -	270 100 70	540 200 140	ns
Preset Enable Setup Time, t <sub>su</sub>		5 10 15	_ _ _	0 0 0	0 0 0	ns
Preset Enable Hold Time, t <sub>h</sub>		5 10 15		75 25 20	150 50 40	ns
Master Reset Removal Time, t <sub>rem</sub>		5 10 15	<u>-</u> -	130 50 30	260 100 60	ns
Transition Time, t <sub>THL</sub> , t <sub>TLH</sub>		5 10 15		100 50 40	200 100 80	ns
Minimum Pulse Width Clock, tw(CL)	1 V	5 10 15		125 50 40	250 100 80	ns
Preset Enable, tw(PE)		5 10 15	_ _ _	125 50 40	250 100 80	ns
Master Reset, twime	en e	5 10 15		175 125 100	350 250 200	ns
Max Clock Freq, f <sub>cL</sub>		5 10 15	<u> </u>	3 6 8	1.5 3.0 4.0	MHz
Max Clock or Clock Inhibit Rise &	e eg	5 10 15			15 15 15	us
Input Capacitance, CiN	Any	Input	-	5	7.5	pF





Fig. 6 — Typical dynamic power dissipation vs. frequency.



**TERMINAL ASSIGNMENT** 





Fig. 7 — Quiescent device current test circuit.

Fig. 8 — Input current test circuit.


Fig. 9 — Input voltage test circuit.

#### **APPLICATION CIRCUITS**




Fro	m	To	•	Donne of N			
Stage	Pin	Stage	Pin	Range of N			
LSD	"0"	Ali	PE	LSD < N < MSD			
N	"0"	N-1	CF	LSD+1 <n<msd< td=""></n<msd<>			
N	"0₃"	N+1	CL	LSD < N < MSD-1			

Fig. 10 — 2-Stage Programmable Down Counter (One Cycle)



Fro	m	To	)	Denne of N			
Stage	Płn	Stage	Pin	Range of N			
LSD	"0"	All	PE	LSD < N < MSD			
N	"0"	N-1	CF	LSD + 1 < N < MSD			
N.	"03"	N+1	CL	LSD < N < MSD-1			

Fig. 11 — 2-Stage Programmable Frequency Divider



Dimensions and pad layout for CD4522BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD4522BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4522BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4522BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4522BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2009


#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4522BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4522BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-Jul-2009



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4522BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4522BNSR	SO	NS	16	2000	346.0	346.0	33.0

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

### 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### D (R-PDS0-G16)


#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



## D(R-PDSO-G16)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated