

CD74HC4002

High Speed CMOS Logic Dual 4-Input NOR Gate

August 1997

Features

- Typical Propagation Delay = 8ns at V_{CC} = 5V,
 C_L = 15pF, T_A = 25°C
- · Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- · HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30%of V_{CC} at V_{CC} = 5V

Description

The CD74HC4002 logic gate utilizes silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The CD74HC4002 logic family is functional as well as pin compatible with the standard 74LS logic family.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC4002E	-55 to 125	14 Ld PDIP	E14.3
CD74HC4002M	-55 to 125	14 Ld SOIC	M14.15


NOTE:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Pinout



Functional Diagram




TRUTH TABLE

	OUTPUT			
nA	nB	nC	nD	nY
L	L	L	L	Н
Н	Х	Х	Х	L
Х	Н	Х	Х	L
Х	Х	Н	Х	L
Х	Х	Х	Н	L

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Irrelevant

Logic Symbol



CD74HC4002

Absolute Maximum Ratings

Thermal Information

Thermal Resistance (Typical, Note 3)	θ _{JA} (°C/W)
PDIP Package	90
SOIC Package	175
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range (T _A)	55°C to 125°C
Supply Voltage Range, V _{CC}	
HC Types	2V to 6V
HCT Types	4.5V to 5.5V
DC Input or Output Voltage, V _I , V _O	0V to V _{CC}
Input Rise and Fall Time	
2V	1000ns (Max)
4.5V	500ns (Max)
6V	400ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

		TEST CONDITIONS		v _{cc}	25 ⁰ C		-40°C TO 85°C		-55°C TO 125°C			
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	٧
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	٧
				6	4.2	-	-	4.2	-	4.2	-	٧
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	٧
				6	-	-	1.8	-	1.8	-	1.8	٧
High Level Output	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	٧
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
OWIGO LOCAL			-0.02	6	5.9	-	-	5.9	-	5.9	-	٧
High Level Output			-	-	-	-	-	-	-	-	-	٧
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	٧
TTE LOGGE			-5.2	6	5.48	-	-	5.34	-	5.2	-	٧
Low Level Output VOItage CMOS Loads	V _{OL}	V_{IH} or V_{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	٧
			0.02	4.5	-	-	0.1	-	0.1	-	0.1	٧
			0.02	6	•	-	0.1	-	0.1	-	0.1	٧
Low Level Output Voltage TTL Loads			-	-	•	-	-	-	-	-	-	٧
			4	4.5	ı	-	0.26	-	0.33	-	0.4	٧
			5.2	6	·	-	0.26	-	0.33	-	0.4	٧
Input Leakage Current	lı	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current (Note)	lcc	V _{CC} or GND	0	6	-	<u>-</u>	2	-	20	-	40	μΑ

NOTE: For dual-supply systems theorectical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

Switching Specifications Input to tf = 6ns

		TEST		25 ⁰ C		-40°C to 85°C	-55°C to 125°C		
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	TYP	МАХ	MAX	MAX	UNITS	
HC TYPES									
Propagation Delay, nA, nB, nC, nD to nY	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	100	125	150	ns	
			4.5	-	20	25	30	пѕ	
			6	-	17	21	26	ns	
		C _L = 15pF	5	8	-	-	-	ns	
Output Transition Times (Figure 1)	t _{TLH} , t _{THL}	C _L = 50pF	2	-	75	95	110	ns	
			4.5	=	15	19	22	ns	
			6	=	13	16	19	ns	
Input Capacitance	C _{IN}	-	-	-	10	10	10	pF	
Power Dissipation Capacitance	C _{PD}	C _L = 15pF	5	22	-	-	-	pF	

NOTES:

- 4. CPD is used to determine the dynamic power consumption, per gate.
- 5. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where $f_i = Input$ Frequency, $C_L = Output$ Load Capacitance, $V_{CC} = Supply$ Voltage.

Test Circuit and Waveform




FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

NORTH AMERICA

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747

(407) 729-4984 FAX: (407) 729-5321

EUROPE

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Harris Semiconductor PTE Ltd.
No. 1 Tannery Road
Cencon 1, #09-01
Singapore 1334
TEL: (65) 748-4200
FAX: (65) 748-0400

