

# CY7C4261V/CY7C4271V CY7C4281V/CY7C4291V

# 16 K / 32 K / 64 K / 128 K × 9 Low-Voltage Deep Sync™ FIFOs

### **Features**

- 3.3 V operation for low-power consumption and easy integration into low-voltage systems
- High-speed, low-power, first-in first-out (FIFO) memories
- 16 K × 9 (CY7C4261V)
- 32 K × 9 (CY7C4271V)
- 64 K × 9 (CY7C4281V)
- 128 K × 9 (CY7C4291V)
- 0.35-micron CMOS for optimum speed or power
- High-speed 100-MHz operation (10-ns read/write cycle times)
- Low power
  - $\Box$  I<sub>CC</sub> = 25 mA
  - $\square$  I<sub>SB</sub> = 4 mA
- Fully asynchronous and simultaneous read and write operation
- Empty, full, and programmable Almost Empty and Almost Full status flags
- Output-enable (OE) pin
- Independent read- and write-enable pins
- Supports free-running 50% duty cycle clock inputs
- Width-expansion capability
- Pin-compatible 3.3 V solutions for CY7C4261/71/81/91
- Pin-compatible density upgrade within the CY7C42X1V family
- Pb-free packages available

## **Functional Description**

The CY7C4261/71/81/91V are high-speed, low-power FIFO memories with clocked read and write interfaces. All are nine bits wide. The CY7C4261/71/81/91V are pin-compatible with the lower densities in the CY7C42x1V Synchronous FIFO family. Programmable features include Almost Full/Almost

Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.

These FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLK) and two write-enable pins (WEN1, WEN2/LD).

When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While WEN1 and WEN2/LD are held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a free-running read clock (RCLK) and two read-enable pins (REN1, REN2). In addition, the CY7C4261/71/81/91V has an output-enable pin (OE). The read (RCLK) and write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 100 MHz are achievable. Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.

The CY7C4261/71/81/91V provides four status pins: Empty, Full, Programmable Almost Empty, and Programmable Almost Full. The Almost Empty/Almost Full flags are programmable to single word granularity. The programmable flags default to Empty +7 and Full –7.

The flags are synchronous, that is, they change state relative to either the read clock (RCLK) or the write clock (WCLK). When entering or exiting the Empty and Almost Empty states, the flags are updated exclusively by the RCLK. The flags denoting Almost Full, and Full states are updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags maintain their status for at least one cycle.

All configurations are fabricated using an advanced 0.35  $\mu$  CMOS technology. Input ESD protection is greater than 2001 V, and latch-up is prevented by the use of guard rings.


### **Selection Guide**

		7C4261/71/81/91V-10	7C4261/91V-15	Unit
Maximum frequency		100	66.7	MHz
Maximum access time		8	10	ns
Minimum cycle time		10	15	ns
Minimum data or enable setup		3.5	4	ns
Minimum data or enable hold		0	0	ns
Maximum flag delay		8	10	ns
Active power supply current	Commercial	25	25	mA
(I <sub>CC1</sub> )	Industrial	-	30	

	CY7C4261V	CY7C4271V	CY7C4281V	CY7C4291V
Density	16 K x 9	32 K × 9	64 K × 9	128 K × 9
Package	32-pin PLCC	32-pin PLCC	32-pin PLCC	32-pin PLCC



# **Logic Block Diagram**



# CY7C4261V/CY7C4271V CY7C4281V/CY7C4291V




### Contents

Pin Configuration	4
Pin Definitions	4
Architecture	5
Resetting the FIFO	5
FIFO Operation	
Programming	
Width-Expansion Configuration	
Flag Operation	
Maximum Ratings	
Switching Characteristics	
Switching Waveforms	
Write Cycle Timing	11
Read Cycle Timing	
Reset Timing	
First Data Word Latency after Reset with Re	

Full Flag Timing	15
Programmable Almost Empty Flag Timing	15
Programmable Almost Full Flag Timing	16
Write Programmable Registers	16
Read Programmable Registers	17
Ordering Code Definition	18
Ordering Information	18
Acronyms	20
Document Conventions	20
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	22
Worldwide Sales and Design Support	22
Products	
PSoC Solutions	22



# **Pin Configuration**



## **Pin Definitions**

Pin No.	Signal Name	Description	I/O	Description		
1–6, 30–32	D <sub>0-8</sub>	Data inputs	Ι	Data inputs for 9-bit bus.		
16–24	Q <sub>0-8</sub>	Data outputs	0	Data outputs for 9-bit bus.		
28	WEN1	Write enable 1	I	The only write enable when device is configured to have programmable flags. Data is written on a LOW-to-HIGH transition of WCLK when WEN1 is asserted and FF is HIGH. If the FIFO is configured to have two write enables, data is written on a LOW-to-HIGH transition of WCLK when WEN1 is LOW and WEN2/LD and FF are HIGH.		
26	WEN2/LD	Write enable 2	ı	If HIGH at reset, this pin operates as a second write enable. If LOW at reset,		
	Dual mode pin	Load	to allow a read operation.			
10, 12	REN1, REN2	Read enable inputs	I	Enables the device for Read operation. Both $\overline{REN1}$ and $\overline{REN2}$ must be asserted to allow a read operation.		
27	WCLK	Write clock	I	The rising edge clocks data into the FIFO when WEN1 is LOW and WEN2/LD is HIGH and the FIFO is not full. When LD is asserted, WCLK writes data into the programmable flag-offset register.		
11	RCLK	Read clock	I	The rising edge clocks data out of the FIFO when REN1 and REN2 are LOW and the FIFO are not Empty. When WEN2/LD is LOW, RCLK reads data out of the programmable flag-offset register.		
14	ĒF	Empty flag	0	When EF is LOW, the FIFO is empty. EF is synchronized to RCLK.		
15	FF	Full flag	0	When FF is LOW, the FIFO is full. FF is synchronized to WCLK.		
8	PAE	Programmable almost empty	0	When $\overline{\text{PAE}}$ is LOW, the FIFO is almost empty based on the almost empty offset value programmed into the FIFO. $\overline{\text{PAE}}$ is synchronized to RCLK.		
7	PAF	Programmable almost full	0	When PAF is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO. PAF is synchronized to WCLK.		
29	RS	Reset	I	Resets device to empty condition. A reset is required before an initial read or write operation after power-up.		
13	ŌĒ	Output enable	I	When $\overline{OE}$ is LOW, the FIFO's data outputs drive the bus to which they are connected. If $\overline{OE}$ is HIGH, the FIFO's outputs are in High Z (high-impedance) state.		



### Architecture

The CY7C4261/71/81/91V consists of an array of 16 K, 32 K, 64 K, or 128 K words of nine bits each (implemented by a dual-port array of SRAM cells), <u>a read pointer, a write</u> pointer, <u>control signals</u> (<u>RCLK, WCLK, REN1</u>, REN2, WEN1, WEN2, RS), and flags (EF, PAE, PAF, FF).

### Resetting the FIFO

Upon power-up, the FIFO must be reset with a Reset (RS) cycle. This causes the FIFO to enter the Empty condition signified by  $\overline{\text{EF}}$  being LOW. All data outputs (Q<sub>0-8</sub>) go LOW t<sub>RSF</sub> after the rising edge of RS. In order for the FIFO to reset to its default state, the user must not read or write while RS is LOW. All flags are guaranteed to be valid  $t_{RSF}$  after  $\overline{\text{RS}}$  is taken LOW.

### **FIFO Operation**

When the WEN1 signal is active LOW, WEN2 is active HIGH, and FF is active HIGH, data present on the  $D_{0-8}$  pins is written into the FIFO on each rising edge of the WCLK signal. Similarly, when the REN1 and REN2 signals are active LOW and EF is active HIGH, data in the FIFO memory will be presented on the  $Q_{0-8}$  outputs. New data will be presented on each rising edge of RCLK while REN1 and REN2 are active. REN1 and REN2 must set up  $t_{\rm ENS}$  before RCLK for it to be a valid read function. WEN1 and WEN2 must occur  $t_{\rm ENS}$  before WCLK for it to be a valid write function.

An output enable (OE) pin is provided to three-state the  $Q_{0-8}$  outputs when OE is asserted. When OE is enabled (LOW), data in the output register will be available to the  $Q_{0-8}$  outputs after  $t_{OE}$ . If devices are cascaded, the OE function will only output data on the FIFO that is read enabled.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its  $Q_{0-8}$  outputs even after additional reads occur.

Write Enable 1 (WEN1). If the FIFO is configured for programmable flags, Write Enable 1 (WEN1) is the only write enable control pin. In this configuration, when Write Enable 1 (WEN1) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored is the RAM array sequentially and independently of any on-going read operation.

Write Enable 2/Load (WEN2/LD). This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows for depth expansion. If Write Enable 2/Load (WEN2/LD) is set active HIGH at Reset (RS = LOW), this pin operates as a second write enable pin.


If the FIFO is configured to have two write enables, when  $\underline{W}$ rite Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

### **Programming**

When WEN2/LD is held LOW during Reset, this pin is the load (LD) enable for flag offset programming. In this configuration, WEN2/LD can be used to access the four 9-bit offset registers contained in the CY7C4261/71/81/91V for writing or reading data to these registers.

When the device is configured for programmable flags and both WEN2/LD and WEN1 are LOW, the first LOW-to-HIGH transition of WCLK writes data from the data inputs to the empty offset least significant bit (LSB) register. The second, third, and fourth LOW-to-HIGH transitions of WCLK store data in the empty offset most significant bit (MSB) register, full offset LSB register, and full offset MSB register, respectively, when WEN2/LD and WEN1 are LOW. The fifth LOW-to-HIGH transition of WCLK while WEN2/LD and WEN1 are LOW writes data to the empty LSB register again. Figure 1 shows the registers sizes and default values for the various device types.

Figure 1. Offset Register Location and Default Values





It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written; then by bringing the WEN2/LD input HIGH, the FIFO is returned to normal read and write operation. The next time WEN2/LD is brought LOW, a write operation stores data in the next offset register in sequence.

The contents of the offset registers can be read to the data outputs when WEN2/LD is LOW and both REN1 and REN2 are LOW. LOW-to-HIGH transitions of RCLK read register contents to the data outputs. Writes and reads should not be performed simultaneously on the offset registers.

### Programmable Flag (PAE, PAF) Operation

Whether the flag offset registers are programmed as described in Table 1 or the default values are used, the programmable almost-empty flag (PAE) and programmable almost-full flag (PAF) states are determined by their corresponding offset registers and the difference between the read and write pointers.

Table 1. Writing the Offset Registers<sup>[1]</sup>

LD	WEN	WCLK	Selection
0	0		Empty offset (LSB) Empty offset (MSB) Full offset (LSB) Full offset (MSB)
0	1		No operation
1	0		Write into FIFO
1	1		No operation

The number formed by the empty offset least significant bit register and empty offset most significant bit register is referred to as *n* and determines the operation of PAE. PAE is synchronized to the LOW-to-HIGH transition of RCLK by one flip-flop and is LOW when the FIFO contains n or fewer unread words. PAE is set HIGH by the LOW-to-HIGH transition of RCLK when the FIFO contains (n+1) or greater unread words.

The number formed by the full offset least significant bit register and full offset most significant bit register is referred to as m and determines the operation of  $\overline{PAF}$ .  $\overline{PAF}$  is synchronized to the LOW-to-HIGH transition of WCLK by one flip-flop and is set LOW when the number of unread words in the FIFO is greater than or equal to CY7C4261V (16k-m), CY7C4271V (32k-m), CY7C4281V (64k-m) and CY7C4291V (128k-m).  $\overline{PAF}$  is set HIGH by the LOW-to-HIGH transition of WCLK when the number of available memory locations is greater than m.

Table 2. Status Flags

	Number of Words in FIFO						==
CY7C4261V	CY7C4261V CY7C4271V CY7C4281V CY7C4291V				FAF	PAE	L
0	0	0	0	Н	Н	L	L
1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	Н	Н	L	Н
(n + 1) to (16384 - (m + 1))	(n + 1) to (32768 – (m + 1))		(n + 1) to (131072 – (m + 1))	Н	Н	Н	Н
(16384 – m) <sup>[3]</sup> to 16383	(32768 – m) <sup>[3]</sup> to 32767	(65536 – m) <sup>[3]</sup> to 65535	(131072 – m) <sup>[3]</sup> to 131071	Н	L	Н	Н
16384	32768	65536	131072	L	L	Н	Н

- 1. The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and a read is performed on the LOW-to-HIGH transition of RCLK.
- 2. n = Empty Offset (n = 7 default value).



## Width-Expansion Configuration

Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF). The partial status flags (PAE and PAF) can be detected from any one device. *Figure 2* demonstrates a 18-bit word width by using two CY7C42x1Vs. Any word width can be attained by adding additional CY7C42x1Vs.

When the CY7C42x1V is in a Width-Expansion Configuration, the Read Enable (REN2) control input can be grounded (see Figure 2). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set to LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.

### Flag Operation

The CY7C4261/71/81/91V devices provide five flag pins to indicate the condition of the FIFO contents. Empty, Full, PAE, and PAF are synchronous.


### **Full Flag**

The Full Flag (FF) will go LOW when the device is full. Write operations are inhibited whenever FF is LOW regardless of the state of WEN1 and WEN2/LD. FF is synchronized to WCLK, i.e., it is exclusively updated by each rising edge of WCLK.

### **Empty Flag**

The Empty Flag (EF) will go LOW when the device is empty. Read operations are inhibited whenever EF is LOW, regardless of the state of REN1 and REN2. EF is synchronized to RCLK, that is, it is exclusively updated by each rising edge of RCLK.

Figure 2. Block Diagram of 16 K / 32 K / 64 K / 128 K  $\times$  9 Low-Voltage Deep Sync FIFO Memory Used in a Width-Expansion Configuration





## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ... -55 °C to +125 °C Supply voltage to ground potential .....-0.5 V to +3.6 V DC voltage applied to outputs DC input voltage ...... -0.5 V to V<sub>CC</sub> + 0.5 V

Output current into outputs (LOW)	20 mA
Static discharge voltage	. > 2001 V
(per MIL-STD-883, Method 3015)	
Latch-up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub> <sup>[4]</sup>
Commercial	0 °C to +70 °C	3.3 V ±300 mV
Industrial	–40 °C to +85 °C	3.3 V ±300 mV

## Electrical Characteristics Over the Operating Range

Parameter	Description Test Conditions		one	7C4261/71/81/91V-10		7C4261	Unit	
Parameter	Description	rest Conditions		Min	Max	Min	Max	Offic
V <sub>OH</sub>	Output HIGH voltage	$V_{CC}$ = Min., $I_{OH}$ = -1.0 $V_{CC}$ = 3.0 V, $I_{OH}$ = -2.0	$V_{CC} = Min., I_{OH} = -1.0 \text{ mA}$ $V_{CC} = 3.0 \text{ V}, I_{OH} = -2.0 \text{ mA}$		-	2.4	_	V
V <sub>OL</sub>	Output LOW voltage	$V_{CC}$ = Min., $I_{OL}$ = 4.0 mA $V_{CC}$ = 3.0 V, $I_{OL}$ = 8.0 mA		_	.04	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	-		2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW voltage	_		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input leakage current	V <sub>CC</sub> = Max.		-10	+10	-10	+10	μА
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z current	$\overline{OE} \ge V_{IH},$ $V_{SS} < V_O < V_{CC}$		-10	+10	-10	+10	μА
I <sub>CC1</sub> <sup>[5]</sup>	Active power supply	_	Commercial	_	25	_	25	mA
	current		Industrial	-	-	_	30	mA
I <sub>SB</sub> <sup>[6]</sup>	Average standby	_	Commercial	-	4	_	4	mA
	current		Industrial	_	-		4	mA

## Capacitance


Parameter <sup>[7]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	5	pF
C <sub>OUT</sub>	Output capacitance	$V_{CC} = 3.3 \text{ V}$	7	pF


- 4.  $V_{CC}$  Range for commercial –10 ns is 3.3 V ±150 mV.
- 5. Input signals switch from 0 V to 3 V with a rise/fall time of less than 3 ns, clocks and clock enables switch at maximum frequency of 20 MHz, while data inputs switch at 10 MHz. Outputs are unloaded.
- 6. All inputs =  $V_{CC} 0.2 \text{ V}$ , except WCLK and RCLK (which are at frequency = 0 MHz). All outputs are unloaded. 7. Tested initially and after any design or process changes that may affect these parameters.




Equivalent to:


## AC Test Loads and Waveforms (-15 and -25)[8, 9]





## AC Test Loads and Waveforms (-10)





<sup>8.</sup> C<sub>L</sub> = 30 pF for all AC parameters except for t<sub>OHZ</sub>.
9. C<sub>L</sub> = 5 pF for t<sub>OHZ</sub>.



# **Switching Characteristics** Over the Operating Range

D	Description	7C4261/7	1/81/91V-10	7C4261		
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>S</sub>	Clock cycle frequency	_	100	_	66.7	MHz
t <sub>A</sub>	Data access time	2	8	2	10	ns
t <sub>CLK</sub>	Clock cycle time	10	_	15	_	ns
t <sub>CLKH</sub>	Clock HIGH time	4.5	-	6	_	ns
t <sub>CLKL</sub>	Clock LOW time	4.5	_	6	_	ns
t <sub>DS</sub>	Data set-up time	3.5	-	4	-	ns
t <sub>DH</sub>	Data hold time	0	_	0	_	ns
t <sub>ENS</sub>	Enable set-up time	3.5	_	4	_	ns
t <sub>ENH</sub>	Enable hold time	0	_	0	_	ns
t <sub>RS</sub>	Reset pulse width <sup>[10]</sup>	10	_	15	_	ns
t <sub>RSS</sub>	Reset set-up time	8	-	10	_	ns
t <sub>RSR</sub>	Reset recovery time	8	_	10	_	ns
t <sub>RSF</sub>	Reset to flag and output time	_	10	-	15	ns
t <sub>OLZ</sub>	Output enable to output in low Z <sup>[10]</sup>	0	_	0	_	ns
t <sub>OE</sub>	Output enable to output valid	3	7	3	10	ns
t <sub>OHZ</sub>	Output enable to output in high Z <sup>[11]</sup>	3	7	3	8	ns
t <sub>WFF</sub>	Write clock to full flag	-	8	_	10	ns
t <sub>REF</sub>	Read clock to empty flag	-	8	_	10	ns
t <sub>PAF</sub>	Clock to programmable almost-full flag	_	8	-	10	ns
t <sub>PAE</sub>	Clock to programmable almost-full flag	_	8	-	10	ns
t <sub>SKEW1</sub>	Skew time between read clock and write clock for empty flag and full flag	5	-	6	-	ns
t <sub>SKEW2</sub>	Skew time between read clock and write clock for almost-empty flag and almost-full flag	10	_	15	-	ns

 <sup>10.</sup> Pulse widths less than minimum values are not allowed.
 11. Values guaranteed by design, not currently tested.



## **Switching Waveforms**

Figure 3. Write Cycle Timing





Figure 4. Read Cycle Timing




<sup>12.</sup> t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to gua<u>ran</u>tee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state until the next WCLK rising edge.

13. t<sub>SKEW1</sub> is the minimum time between a rising WCLK edge and a rising RCLK edge to gua<u>ran</u>tee that EF will go HIGH during the current clock cycle. It the time between the rising edge of WCLK and the rising edge of RCLK is less than t<sub>SKEW2</sub>, then EF may not change state until the next RCLK rising edge.




Figure 5. Reset Timing<sup>[14]</sup>



<sup>14.</sup> The clocks (RCLK, WCLK) can be free-running during reset.
15. After reset, the outputs will be LOW if OE = 0 and three-state if OE=1.
16. Holding WEN2/LD HIGH during reset will make the pin act as a second enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers.



Figure 6. First Data Word Latency after Reset with Read and Write




<sup>17.</sup> When t<sub>SKEW1</sub> ≥ minimum specification, t<sub>FRL</sub> (maximum) = t<sub>CLK</sub> + t<sub>SKEW2</sub>. When t<sub>SKEW1</sub> < minimum specification, t<sub>FRL</sub> (maximum) = either 2\*t<sub>CLK</sub> + t<sub>SKEW1</sub> or t<sub>CLK</sub> + t<sub>SKEW1</sub>. The Latency Timing applies only at the Empty Boundary (EF = LOW).

18. The first word is available the cycle after EF goes HIGH, always.



Figure 7. Empty Flag Timing



### Note

<sup>19.</sup> When  $t_{SKEW1} \ge minimum$  specification,  $t_{FRL}$  (maximum) =  $t_{CLK} + t_{SKEW2}$ . When  $t_{SKEW1} < minimum$  specification,  $t_{FRL}$  (maximum) = either  $2*t_{CLK} + t_{SKEW1}$  or  $t_{CLK} + t_{SKEW1}$ . The Latency Timing applies only at the Empty Boundary ( $\overline{EF} = LOW$ ).



Figure 8. Full Flag Timing No Write No Write WCLK  $t_{SKEW1}^{[20]}$ t<sub>SKEW1</sub>[20] Data Write  $t_{DS}$ Data Write  $D_0 - D_8$ t<sub>WFF</sub> twff FF WEN1 WEN2 (if applicable) **RCLK**  $t_{\mathsf{ENH}}$  $t_{ENH}$  $t_{ENS}$ t<sub>ENS</sub> REN1, REN2 LOW OE  $t_A$  $t_A$ Data Read Next Data Read Data In Output Register  $Q_0 - Q_8$ Figure 9. Programmable Almost Empty Flag Timing tCLKL t<sub>CLKH</sub> WCLK WEN1 WEN2 (if applicable) 22 PAE N + 1 WORDS 23 IN FIFO  $t_{\mathsf{PAE}}$ t<sub>SKEW2</sub> [21]  $t_{PAE}$ **RCLK** t<sub>ENS</sub> REN1, REN2

- 20. t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state until the next WCLK rising edge.

  21. t<sub>SKEW2</sub> is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than t<sub>SKEW2</sub>, then PAE may not change state until the next RCLK.
- 23. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.



Figure 10. Programmable Almost Full Flag Timing





Figure 11. Write Programmable Registers




<sup>24.</sup> If a write is performed on this rising edge of the write clock, there will be Full – (m-1) words of the FIFO when PAF goes LOW. 25. PAF offset = m.

<sup>26. 16</sup> K – m words for CY7C4261V, 32 K – m words for CY7C4271V, 64 K – m words for CY7C4281V, and 128 K – m words for CY4291V.

27. t<sub>SKEW2</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW2</sub>, then PAF may not change state until the next WCLK.



Figure 12. Read Programmable Registers






## **Ordering Information**

16 K × 9 Low-Voltage Deep Sync FIFO							
Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range			
10	CY7C4261V-10JXC	J65	32-pin Pb-free plastic leaded chip carrier	Commercial			
15	CY7C4261V-15JXC	J65	32-pin Pb-free plastic leaded chip carrier	Commercial			
32 K × 9 Low-	Voltage Deep Sync FIFO						
10	CY7C4271V-10JXC	J65	32-pin Pb-free plastic leaded chip carrier	Commercial			
64 K × 9 Low-	Voltage Deep Sync FIFO						
10	10 CY7C4281V-10JXC J65		32-pin Pb-free plastic leaded chip carrier	Commercial			
128 K × 9 Low	-Voltage Deep Sync FIF	0					
10	CY7C4291V-10JXC	J65	32-pin Pb-free plastic leaded chip carrier	Commercial			
15	CY7C4291V-15JXC	J65	32-pin Pb-free plastic leaded chip carrier	Commercial			


## **Ordering Code Definitions**





## **Package Diagram**

Figure 13. 32-Pin Pb-free Plastic Leaded Chip Carrier J65, 51-85002





## **Acronyms**

Table 3. Acronyms Used

Acronym	Description		
CMOS	complementary metal oxide semiconductor		
CE	chip enable		
I/O	input/output		
ŌĒ	output enable		
SRAM	static random access memory		
TSOP	thin small outline package		
WE	write enable		

## **Document Conventions**

### **Units of Measure**

Table 4. Units of Measure

Symbol	Unit of Measure		
ns	nanosecond		
V	volt		
μΑ	microampere		
mA	milliampere		
pF	picofarad		
°C	degree Celsius		
W	watt		



# **Document History Page**

Document Title: CY7C4261V/CY7C4271V/CY7C4281V/CY7C4291V 16 K / 32 K / 64 K / 128 K × 9 Low-Voltage Deep Sync™ FIFOs

Document Number: 38-06013						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	106474	SZV	09/15/01	Changed Spec number from 38-00656 to 38-06013		
*A	127858	FSG	09/04/03	Changed: t <sub>SKEW2</sub> to t <sub>SKEW1</sub> in Switching Waveforms "Empty Flag Timing" diagram Fixed flag timing diagram in Switching Waveforms section		
*B	386127	ESH	See ECN	Added Pb-Free logo to top of front page Added CY7C4291V-15JXC, CY7C91V-10JXC, CY7C4281V-10JXC, CY7C4271V-10JXC, CY7C4261V-10JXC, CY7C4261V-15JXC to ordering information.		
*C	2896378	RAME	03/19/2010	Removed inactive parts from Ordering information and updated package diagram.		
*D	2906525	RAME	04/07/2010	Removed inactive part from Ordering Information table.		
*E	3069396	ADMU	10/22/2010	Corrected data in Programmable Flag (PAE, PAF) Operation: a) PAF is synchronized to the LOW-to-HIGH transition of RCLK by one flip-flop and is LOW when the FIFO contains n or fewer unread words. Changed PAF to PAE. b) PAE is synchronized to the LOW-to-HIGH transition of WCLK by one flip-flop and is set LOW when the number of unread words in the FIFO is greater than or equal to CY7C4261 (16K-m) and CY7C4271 (32K-m). Changed PAE to PAF. Added Acronyms, Document Conventions, and Ordering Code Definitions.		
*F	3210221	ADMU	03/25/2011	Removed CY7C4271V-10JC part from Ordering Information table.		
*G	3325014	ADMU	07/22/2011	Removed speed bin –25. Updated package diagram to *D revision.		



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.