## DP8308 8-Bit TRI-STATE® **Bidirectional Transceiver (Non-Inverting)**

#### **General Description**


The DP8308 is a high speed Schottky 8-bit TRI-STATE bidirectional transceiver designed to provide bidirectional drive for bus oriented microprocessor and digital communications systems. It is capable of sinking 16 mA on the A ports and 48 mA on the B ports (bus ports). PNP inputs for low input current and an increased output high (VOH) level allow compatibility with MOS, CMOS, and other technologies that have a higher threshold and less drive capabilities. In addition, it features glitch-free power up/down on the B port preventing erroneous glitches on the system bus in power up or down.

DP8308 is featured with Transmit (T) and Receive (R) control inputs.

#### **Features**

- 8-bit bidirectional data flow reduces system package
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL. MOS. and **CMOS**
- 48 mA/300 pF bus drive capability
- Pinouts simplify system interconnections
- Independent T and R controls for versatility
- Compact 20-pin dual-in-line package
- Bus port glitch free power up/down

#### **Logic and Connection Diagrams**




### **Logic Table**

Control Inputs		Resulting Conditions			
Transmit	Receive	A Port	B Port		
1	0	OUT	IN		
0	1	IN	OUT		
1	1	TRI-STATE	TRI-STATE		
0	0	Both Active*			

<sup>\*</sup>This is not an intended logic condition and may cause oscillations.

# **Dual-In-Line Package**



TL/F/8795~2

**Top View** Order Number DP8308N See NS Package Number N20A

#### **Absolute Maximum Ratings (Note 1)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

Office/Distributors for availability and specifications.				
Supply Voltage	7V			
Input Voltage	5.5V			
Output Voltage	5.5V			
Storage Temperature	-65°C to +150°C			
Maximum Power Dissination* at 25°C				

Cavity Package 1667 mW Molded Package 1832 mW Lead Temperature (soldering, 4 sec.) 260°C

\*Derate cavity package 11.1 mW/°C above 25°C; derate molded package 14.7 mW/°C above 25°C.

#### **Recommended Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )			
DP7308	4.5	5.5	V
DP8308	4.75	5.25	٧
Temperature (T <sub>A</sub> )			
DP7308	-55	+ 125	٠c
DP8308	0	+70	•C

## DC Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditio	Min	Тур	Max	Units	
A PORT	(A0-A7)	_			-		
V <sub>IH</sub>	Logical "1" Input Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$		2.0			٧
V <sub>IL</sub>	Logical "0" Input Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$	DP8308			0.8	٧
			DP7308			0.7	٧
VoH	Logical "1" Output Voltage	T = 2.0V, R = V <sub>IL</sub>	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.7		٧
			$I_{OH} = -3 \text{ mA}$	2.7	3.95		٧
VOL	Logical "0" Output Voltage	₹ = 2.0V,	$I_{OL} = 16 \text{ mA} (8308)$		0.35	0.5	٧
		R = VIL	I <sub>OL</sub> = 8 mA (both)		0.3	0.4	>
los	Output Short Circuit Current	$\overline{T} = 2.0V, \overline{R} = V_{IL}, V_O = 0V$ $V_{CC} = Max (Note 4)$		-10	-38	-75	mA
I <sub>IH</sub>	Logical "1" Input Current	$\overline{T} = V_{IL}, \overline{R} = 2.0V, V_{IH} = 2.7$	7V		0.1	80	μ.A
lį	Input Current at Maximum Input Voltage	$\overline{R} = \overline{T} = 2.0V, V_{CC} = Max, V_{CC}$	V <sub>IH</sub> = 5.25V			1	mA
I <sub>IL</sub>	Logical "0" Input Current	$\overline{T} = V_{IL}, \overline{R} = 2.0V, V_{IN} = 0.4$	4V		<b>–</b> 70	-200	$\mu$ A
V <sub>CLAMP</sub>	Input Clamp Voltage	$\overline{T} = \overline{R} = 2.0V$ , $I_{1N} = -12 \text{ m}$	A		-0.7	-1.5	<b>V</b>
lop	Output/input	〒 = 〒 = 2.0V	V <sub>IN</sub> = 0.4V			-200	μΑ
	TRI-STATE Current		V <sub>IN</sub> = 4.0V			80	μΑ
<b>B PORT</b>	(B0-B7)						
V <sub>IH</sub>	Logical "1" Input Voltage	$\overline{T} = 2.0V, \overline{R} = V_{IL}$		2.0			٧
V <sub>iL</sub>	Logical "0" Input Voltage	$\overline{T} = 2.0V, \widehat{R} = V_{IL}$	DP8308			0.8	V
			DP7308			0.7	V
V <sub>OH</sub>	V <sub>OH</sub> Logical "1" Output Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.8		V
			$I_{OH} = -5 \text{ mA}$	2.7	3.9		V
			I <sub>OH</sub> = -10 mA	2.4	3.6		v
$V_{OL}$	Logical "0" Output Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$	I <sub>OL</sub> = 20 mA		0.3	0.4	v
		i <sub>OL</sub> = 48 mA			0.4	0.5	v
los	Output Short Circuit Current	$\overline{T} = V_{IL}, \overline{R} = 2.0V, V_O = 0V,$ $V_{CC} = Max (Note 4)$		-25	-50	- 150	mA
l <sub>IH</sub>	Logical "1" Input Current	$\overline{T} = 2.0V, \overline{R} = V_{IL}, V_{IH} = 2.7V$			0.1	80	μΑ
f <sub>i</sub>	Input Current at Maximum Input Voltage	$\overline{T} = \overline{R} = 2.0V, V_{CC} = Max, V_{IH} = 5.25V$				1	rnA
l <sub>IL</sub>	Logical "0" Input Current	$\overline{T} = 2.0V, \overline{R} = V_{IL}, V_{IN} = 0.4V$			-70	-200	μΑ
VCLAMP	Input Clamp Voltage	$\overline{T} = \overline{R} = 2.0V$ , $I_{ N} = -12 \text{ m}$	A		-0.7	-1.5	V
I <sub>OD</sub>	Output/Input	$\overline{T} = \overline{R} = 2.0V$	V <sub>IN</sub> = 0.4V			-200	μА
	TRI-STATE Current	I	$V_{IN} = 4.0V$			+200	μА

Symbol	l Parameter Cond		Conditions		Min	Тур	<b>)</b>	Max	Unit
CONTRO	L INPUTS T, R			_					
V <sub>IH</sub>	Logical "1" Input Voltage				2.0				٧
V <sub>IL</sub>	Logical "0" Input Voltage			DP8308				0.8	٧
				DP7308				0.7	٧
I <sub>IH</sub>	Logical "1" Input Current	V <sub>IH</sub> = 2.7	V			0.5		20	μΑ
lį	Maximum Input Current	V <sub>CC</sub> = Ma	x, V <sub>IH</sub> = 5.25V					1.0	mA
I <sub>IL</sub>	Logical "0" Input Current V <sub>IL</sub> = 0.4		/	Ā		-0.	1	-0.25	mA
· · · · · ·				T		-0.25		-0.5	mA
VCLAMP	Input Clamp Voltage	I <sub>IN</sub> = -12	? mA			-0.8		-1.5	٧
POWER S	SUPPLY CURRENT	<b>.</b>							
lcc	Power Supply Current		$2.0V, V_{IN} = 0.4V, V_{C}$			70		100	mA
		$T = V_{INA}$	= 0.4V, $\overline{R}$ = 2V, $V_{CO}$	/ <sub>CC</sub> = Max		90		140	mA
AC El	ectrical Characteri	stics $v_{\infty}$	= 5V, $T_A \approx 25^{\circ}C$						
Symbol	Parameter		Cond	iltions		Min	Тур	Max	Uni
A PORT D	ATA/MODE SPECIFICATION	S							
t <sub>PDHLA</sub>	Propagation Delay to a Logic B Port to A Port	al "0" from	T = 2.4V, R = 0.4 R1 = 1k, R2 = 5k	-			14	18	ns
t <sub>PDLHA</sub>	Propagation Delay to a Logic B Port to A Port	al "1" from	T = 2.4V, R = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF				13	18	ns
<sup>t</sup> PLZA	Propagation Delay from a LoTRI-STATE from R to A Port	gical "0" to	B0 to B7 = 0.4V, S3 = 1, R5 = 1k,	, T = 2.4V <i>(Figure B)</i> c, C4 = 15 pF			11	15	ns
<sup>t</sup> PHZA	Propagation Delay from a Lo			. •	ure B)		8	15	ns
t <sub>PZLA</sub>	Propagation Delay from TRI- a Logical "O" from R to A Po						24	35	กร
t <sub>PZHA</sub>	Propagation Delay from TRI- a Logical "1" from R to A Po	STATE to B0 to B7 = 2.4V,			ure B)		21	30	ns
B PORT D	ATA/MODE SPECIFICATION							<u> </u>	1
t <sub>PDHLB</sub>	Propagation Delay to a Logical "0" from		T = 0.4V, R = 2.4	V (Figure A)	ire A)				
, 5.123	A Port to B Port	R1 = $100\Omega$ , R2 = 1k, C1 = 300 pF				18	23	ns	
				$\Omega$ , R2 = 5k, C1 = 45 pF $\overline{R}$ = 2.4V (Figure A)			11	18	ns
<sup>t</sup> PDLHB	Propagation Delay to a Logical "1" from A Port to B Port		R1 = 0.4V, R = 2.2	, ,	0 pF		16	23	ns
			· ·	R2 = 5k, C1 = 45 pF			11	18	ns
t <sub>PLZB</sub>	Propagation Delay from a Logical "0" to TRI-STATE from T to B Port		A0 to A7 = 0.4V, $\overline{R}$ = 2.4V (Figure B) S3 = 1, R5 = 1k, C4 = 15 pF			·	13	18	ns
t <sub>PHZB</sub>	Propagation Delay from a Logical "1" to TRI-STATE from T to B Port		A0 to A7 = 2.4V, $\overline{R}$ = 2.4V (Figure B) S3 = 0, R5 = 1k, C4 = 15 pF				8	15	n:
t <sub>PZLB</sub>	, 0	Propagation Delay from TRI-STATE to a Logical "0" from T to B Port		A0 to A7 = 0.4V, $\overline{H}$ = 2.4V (Figure B) S3 = 1, R5 = 100 $\Omega$ , C4 = 300 pF S3 = 1, R5 = 667 $\Omega$ , C4 = 45 pF			25 17	35 25	n:
t <sub>PZHB</sub>	Propagation Delay from TRI- a Logical "1" from T to B Por		A0 to A7 = 2.4V, 1 S3 = 0, R5 = 1k, S3 = 0, R5 = 5k,	R = 2.4V <i>(Fig</i> C4 = 300 pF	ure B)		24 17	35 25	n:


#### AC Electrical Characteristics (Continued)

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Rance" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device


Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ .

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified. Note 4: Only one output at a time should be shorted.

#### **Switching Time Waveforms and AC Test Circuits**





TL/F/8795-3



Note: C1 includes test fixture capacitance.

FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port





Note: C4 includes test fixture capacitance. Port input is in a fixed logical condition. See AC Table. FIGURE B. Propagation Delay to/from TRI-STATE from R to A Port and T to B Port

TL/F/8795-6