

## **FDM2509NZ**

# Monolithic Common Drain N-Channel 2.5V Specified PowerTrench® MOSFET

### **General Description**


This dual N-Channel MOSFET has been designed using Fairchild Semiconductor's advanced Power Trench process to optimize the  $R_{\text{DS}(\text{ON})}$  @  $V_{\text{GS}}$  = 2.5v on special MicroFET lead frame with all the drains on one side of the package.


### **Applications**

· Li-Ion Battery Pack

### **Features**

- 8.7 A, 20 V  $R_{DS(ON)}$  = 18 m $\Omega$  @  $V_{GS}$  = 4.5 V  $R_{DS(ON)}$  = 24 m $\Omega$  @  $V_{GS}$  = 2.5 V
- ESD protection diode (note 3)
- Low Profile 0.8mm maximum in the new package MicroFET 2x5 mm





Absolute Maximum Ratings TA=25°C unless otherwise noted

| Symbol            | Parameter  |           | Ratings     | Units |
|-------------------|--|-----------|-------------|-------|
| $V_{DSS}$         | Drain-Source Voltage                             |           | 20          | V     |
| $V_{GSS}$         | Gate-Source Voltage                              |           | ±12         | V     |
| I <sub>D</sub>    | Drain Current - Continuous                       | (Note 1a) | 8.7         | Α     |
|                   | – Pulsed   |           | 30          |       |
| $P_D$             | Power Dissipation (Steady State)                 | (Note 1a) | 2.2         | W     |
|                   |  | (Note 1b) | 0.8         |       |
| $T_J$ , $T_{STG}$ | Operating and Storage Junction Temperature Range |           | -55 to +150 | °C    |

### **Thermal Characteristics**

| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient (Note 1a) | 55 | °C/W |
|-----------------|---|----|------|
| Raic            | Thermal Resistance, Junction-to-Case (Drain)      | 2  |      |


**Package Marking and Ordering Information** 

| Device Marking | Device    | Reel Size | Tape width | Quantity   |
|----------------|-----------|-----------|------------|------------|
| 2509Z          | FDM2509NZ | 7"        | 12mm       | 3000 units |

| Symbol                                      | Parameter   | Test Conditions  | Min | Тур                              | Max                        | Units |
|---|---|--|-----|----------------------------------|----------------------------|-------|
| Off Chara                                   | acteristics                                       | l  |     |                                  | 1                          |       |
| BV <sub>DSS</sub>                           | Drain–Source Breakdown<br>Voltage                 | $V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$   | 20  |                                  |                            | V     |
| <u>ΔBV<sub>DSS</sub></u><br>ΔΤ <sub>J</sub> | Breakdown Voltage Temperature Coefficient         | $I_D$ = 250 $\mu$ A, Referenced to 25°C  |     | 12                               |                            | mV/°C |
| I <sub>DSS</sub>                            | Zero Gate Voltage Drain Current                   | V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V  |     |                                  | 1                          | μΑ    |
| $I_{GSS}$                                   | Gate–Body Leakage,                                | $V_{GS} = \pm 12 \text{ V},  V_{DS} = 0 \text{ V}$   |     |                                  | ±10                        | μΑ    |
| On Chara                                    | acteristics (Note 2)                              |  |     |                                  |                            |       |
| $V_{GS(th)}$                                | Gate Threshold Voltage                            | $V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$  | 0.6 | 0.9                              | 1.5                        | V     |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$      | Gate Threshold Voltage<br>Temperature Coefficient | I <sub>D</sub> = 250 μA, Referenced to 25 □ C  |     | -3                               |                            | mV/°C |
| R <sub>DS(on)</sub>                         | Static Drain–Source<br>On–Resistance              | $V_{GS} = 4.5 \text{ V},  I_D = 8.7 \text{ A}$ $V_{GS} = 4.0 \text{ V},  I_D = 8.5 \text{ A}$ $V_{GS} = 3.1 \text{ V},  I_D = 8.1 \text{ A}$ $V_{GS} = 2.5 \text{ V},  I_D = 7.6 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 8.7 \text{ A}, T_J = 125^{\circ}\text{C}$ |     | 13<br>13.5<br>15.5<br>18<br>18.4 | 18<br>19<br>21<br>24<br>25 | mΩ    |
| g <sub>FS</sub>                             | Forward Transconductance                          | $V_{DS} = 5 \text{ V},  I_{D} = 8.7 \text{ A}$   |     | 36                               |                            | S     |
| Dynamic                                     | Characteristics                                   |  |     |                                  |                            |       |
| C <sub>iss</sub>                            | Input Capacitance                                 | $V_{DS} = 10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$  |     | 1200                             |                            | pF    |
| C <sub>oss</sub>                            | Output Capacitance                                | f = 1.0 MHz  |     | 320                              |                            | pF    |
| C <sub>rss</sub>                            | Reverse Transfer Capacitance                      |  |     | 185                              |                            | pF    |
| $R_G$                                       | Gate Resistance                                   | V <sub>GS</sub> = 50mV, f = 1.0 MHz  |     | 2                                |                            | Ω     |
| Switching                                   | g Characteristics (Note 2)                        |  |     |                                  |                            |       |
| t <sub>d(on)</sub>                          | Turn-On Delay Time                                | $V_{DD} = 10 \text{ V}, \qquad I_{D} = 1 \text{ A},$   |     | 11                               | 20                         | ns    |
| t <sub>r</sub>                              | Turn-On Rise Time                                 | $V_{GS}$ = 4.5 V, $R_{GEN}$ = 6 $\Omega$   |     | 15                               | 27                         | ns    |
| $t_{d(off)}$                                | Turn-Off Delay Time                               |  |     | 27                               | 43                         | ns    |
| t <sub>f</sub>                              | Turn–Off Fall Time                                |  |     | 12                               | 22                         | ns    |
| Q <sub>g</sub>                              | Total Gate Charge                                 | V <sub>DS</sub> = 10 V, I <sub>D</sub> = 8.7 A,  |     | 12                               | 17                         | nC    |
| Q <sub>gs</sub>                             | Gate–Source Charge                                | V <sub>GS</sub> = 4.5 V  |     | 2                                |                            | nC    |
| $Q_{gd}$                                    | Gate-Drain Charge                                 |  |     | 4                                |                            | nC    |
| Drain-So                                    | urce Diode Characteristics                        | and Maximum Ratings  |     |                                  |                            |       |
| Is  | Maximum Continuous Drain-Source                   |  |     |                                  | 1.8                        | Α     |
| V <sub>SD</sub>                             | Drain–Source Diode Forward Voltage                | $V_{GS} = 0 \text{ V},  I_S = 1.8 \text{ A}  \text{(Note 2)}$  |     | 0.7                              | 1.2                        | V     |
| t <sub>rr</sub>                             | Diode Reverse Recovery Time                       | I <sub>F</sub> = 8.7 A,  |     | 20                               |                            | nS    |
| Q <sub>rr</sub>                             | Diode Reverse Recovery Charge                     | $dI_F/dt = 100 A/\mu s$  |     | 6.4                              | 1                          | nC    |


Notes:

1. R<sub>8UA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 55°C/W when mounted on a 1in² pad of 2 oz copper

Scale 1 : 1 on letter size paper



- b) 145°C/W when mounted on a minimum pad of 2 oz copper
   2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%</li>
   3. The diode connected between the gate and the source serves only as protection against ESD. No gate overvoltage rating is implied.

### **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

### **Typical Characteristics**







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.








Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

# Dimensional Outline and Pad Layout





### NOTES:

- A. NON-STANDARD JEDEC REGISTERED MOLDED PACKAGE OUTLINE.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP06XrevA

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerSaver™ **FAST®** ISOPLANAR™ SuperSOT™-6 ActiveArray™  $\mathsf{PowerTrench}^{\circledR}$ SuperSOT™-8  $FASTr^{\intercal_{M}}$ LittleFET™ Bottomless™ FPS™ QFET<sup>®</sup> SyncFET™ MICROCOUPLER™ Build it Now™  $MicroFET^{TM}$ QSTM ТСМ™ FRFET™ TinyLogic<sup>®</sup> CoolFET™ MicroPak™ QT Optoelectronics™ GlobalOptoisolator™  $TINYOPTO^{TM}$  $CROSSVOLT^{TM}$ MICROWIRE™ Quiet Series™  $\mathsf{GTO}^\mathsf{TM}$ RapidConfigure™  $TruTranslation ^{\intercal_{M}}$  $\mathsf{DOME}^\mathsf{TM}$ MSX™ HiSeC™  $\mathsf{UHC}^{\mathsf{TM}}$  $\mathsf{EcoSPARK}^{\mathsf{TM}}$ RapidConnect™  $MSXPro^{TM}$  $I^2C^{TM}$  $\mathsf{UltraFET}^{\circledR}$ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ uSerDes™ i-Lo™ ScalarPump™ UniFET™ EnSigna™  $OCXPro^{TM}$ ImpliedDisconnect™  $\mathsf{OPTOLOGIC}^{\circledR}$ SILENT SWITCHER®  $VCX^{TM}$ FACT™ IntelliMAX™ OPTOPLANAR™ SMART START™ Wire™ FACT Quiet Series™ PACMAN™ SPM™ Across the board. Around the world.™  $POP^{TM}$ Stealth™ The Power Franchise® Power247™ SuperFET™ Programmable Active Droop™ SuperSOT™-3 PowerEdge™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

| Datasheet Identification | Product Status            | Definition  |
|--------------------------|---------------------------|---|
| Advance Information      | Formative or<br>In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.  |
| Preliminary              | First Production          | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production           | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.   |
| Obsolete                 | Not In Production         | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.   |

Rev. I18