

MC100E210

5V ECL Dual 1:4, 1:5 Differential Fanout Buffer

The MC100E210 is a low voltage, low skew dual differential ECL fanout buffer designed with clock distribution in mind. The device features two fanout buffers, a 1:4 and a 1:5 buffer, on a single chip. The device features fully differential clock paths to minimize both device and system skew. The dual buffer allows for the fanout of two signals through a single chip, thus reducing the skew between the two fundamental signals from a part-to-part skew down to an output-to-output skew. This capability reduces the skew by a factor of 4 as compared to using two LVE111's to accomplish the same task.

The lowest TPD delay time results from terminating only one output pair, and the greatest TPD delay time results from terminating all the output pairs. This shift is about 10–20 pS in TPD. The skew between any two output pairs within a device is typically about 25 nS. If other output pairs are not terminated, the lowest TPD delay time results from both output pairs and the skew is typically 25 nS. When all outputs are terminated, the greatest TPD (delay time) occurs and all outputs display about the same 10–20 pS increase in TPD, so the relative skew between any two output pairs remains about 25 nS.

For more information on using PECL, designers should refer to Application Note AN1406/D.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.


- Dual Differential Fanout Buffers
- 200 ps Part-to-Part Skew
- 50 ps Typical Output-to-Output Skew
- Low Voltage ECL/PECL Compatible
- The 100 Series Contains Temperature Compensation
- 28-lead PLCC Packaging
- PECL Mode Operating Range: V_{CC} = 4.2 V to 5.7 V with V_{EE} = 0 V
- NECL Mode Operating Range: V_{CC} = 0 V with V_{EE} = -4.2 V to -5.7 V
- Internal Input 75 KΩ Pulldown Resistors
- Q Output will Default LOW with Inputs Open or at V_{EE}
- ESD Protection: Human Body Model; >2 KV,
Machine Model; >200 V
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 0.125 in,
Oxygen Index: 28 to 34
- Transistor Count = 179 devices




ON Semiconductor®

<http://onsemi.com>

MARKING DIAGRAM



PLCC-28
FN SUFFIX
CASE 776



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week


*For additional information, see Application Note AND8002/D

ORDERING INFORMATION

Device	Package	Shipping†
MC100E210FN	PLCC-28	37 Units / Rail
MC100E210FNR2	PLCC-28	500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

LOGIC DIAGRAM AND PINOUT ASSIGNMENT





Warning: All V_{CC}, V_{CCO}, and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

PIN DESCRIPTION

PIN	FUNCTION
CLKa, CLKb	ECL Differential Input Pairs
\overline{CLKa} , \overline{CLKb}	ECL Differential Input Pairs
Qa0:3, Qb0:4	ECL Differential Outputs
Qa0:3, $\overline{Qb0:4}$	ECL Differential Outputs
V _{BB}	Reference Output Voltage
V _{CC} , V _{CCO}	Positive Supply
V _{EE}	Negative Supply

LOGIC SYMBOL



MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		8	V
V _{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-8	V
V _I	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	V _I \leq V _{CC} V _I \geq V _{EE}	6 -6	V
I _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			0 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	28 PLCC 28 PLCC	63.5 43.5	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	28 PLCC	22 to 26	°C/W
V _{EE}	PECL Operating Range NECL Operating Range			4.2 to 5.7 -5.7 to -4.2	V V
T _{sol}	Wave Solder	<2 to 3 sec @ 248°C		265	°C

1. Maximum Ratings are those values beyond which device damage may occur.

MC100E210

PECL DC CHARACTERISTICS $V_{CCX} = 5.0$ V; $V_{EE} = 0.0$ V (Note 2)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current			55			55			65	mA
V_{OH}	Output HIGH Voltage (Note 3)	3915	3995	4120	3975	4050	4120	3975	4050	4120	mV
V_{OL}	Output LOW Voltage (Note 3)	3170	3305	3445	3190	3255	3380	3190	3260	3380	mV
V_{IH}	Input HIGH Voltage (Single-Ended)	3835	3975	4120	3835	3975	4120	3835	3975	4120	mV
V_{IL}	Input LOW Voltage (Single-Ended)	3190	3355	3525	3190	3355	3525	3190	3355	3525	mV
V_{BB}	Output Voltage Reference	3.62		3.74	3.62		3.74	3.62		3.74	V
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 4)	2.7		4.6	2.7		4.6	2.7		4.6	V
I_{IH}	Input HIGH Current			150			150			150	μ A
I_{IL}	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μ A

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lpm is maintained.

2. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary -0.46 V / +0.8 V.

3. Outputs are terminated through a 50 Ω resistor to V_{CC} - 2 volts.

4. V_{IHCMR} min varies 1:1 with V_{EE} , max varies 1:1 with V_{CC} .

NECL DC CHARACTERISTICS $V_{CCX} = 0.0$ V; $V_{EE} = -5.0$ V (Note 5)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current			55			55			65	mA
V_{OH}	Output HIGH Voltage (Note 6)	-1085	-1005	-880	-1025	-950	-880	-1025	-950	-880	mV
V_{OL}	Output LOW Voltage (Note 6)	-1830	-1695	-1555	-1810	-1745	-1620	-1810	-1740	-1620	mV
V_{IH}	Input HIGH Voltage (Single-Ended)	-1165	-1025	-880	-1165	-1025	-880	-1165	-1025	-880	mV
V_{IL}	Input LOW Voltage (Single-Ended)	-1810	-1645	-1475	-1810	-1645	-1475	-1810	-1645	-1475	mV
V_{BB}	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 7)	-2.3		-0.4	-2.3		-0.4	-2.3		-0.4	V
I_{IH}	Input HIGH Current			150			150			150	μ A
I_{IL}	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μ A

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lpm is maintained.

5. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary -0.46 V / +0.8 V.

6. Outputs are terminated through a 50 Ω resistor to V_{CC} - 2 volts.

7. V_{IHCMR} min varies 1:1 with V_{EE} , max varies 1:1 with V_{CC} .


MC100E210

AC CHARACTERISTICS $V_{CCX} = 5.0 \text{ V}$; $V_{EE} = 0.0 \text{ V}$ or $V_{CCX} = 0.0 \text{ V}$; $V_{EE} = -5.0 \text{ V}$ (Note 8)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f_{MAX}	Maximum Toggle Frequency		700			700			700		MHz
t_{PLH} t_{PHL}	Propagation Delay to Output IN (differential) (Note 9) IN (single-ended) (Note 10)	475 400		675 700	500 450		700 750	500 450		700 750	ps
t_{skew}	Within-Device Skew Qa to Qb Qa to Qa, Qb to Qb Part-to-Part Skew (Differential) (Note 11)		50 50	75 75 200		50 30	75 50 200		50 30	75 50 200	ps
t_{JITTER}	Random Clock Jitter (RMS)		< 1			< 1			< 1		ps
V_{PP}	Input Voltage Swing (Differential Configuration) (Note 12)	500			500			500			mV
t_r / t_f	Output Rise/Fall Time (20%–80%)	200		600	200		600	200		600	ps

- 8. V_{EE} can vary $-0.46 \text{ V} / +0.8 \text{ V}$.
- 9. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals.
- 10. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.
- 11. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
- 12. $V_{PP}(\min)$ is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The $V_{PP}(\min)$ is AC limited for the E210 as a differential input as low as 50 mV will still produce full ECL levels at the output.

MC100E210



**Figure 3. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020 – Termination of ECL Logic Devices.)**

Resource Reference of Application Notes

- AN1404** – ECLinPS Circuit Performance at Non–Standard V_{IH} Levels
- AN1405** – ECL Clock Distribution Techniques
- AN1406** – Designing with PECL (ECL at +5.0 V)
- AN1503** – ECLinPS I/O SPICE Modeling Kit
- AN1504** – Metastability and the ECLinPS Family
- AN1568** – Interfacing Between LVDS and ECL
- AN1596** – ECLinPS Lite Translator ELT Family SPICE I/O Model Kit
- AN1650** – Using Wire–OR Ties in ECLinPS Designs
- AN1672** – The ECL Translator Guide
- AND8001** – Odd Number Counters Design
- AND8002** – Marking and Date Codes
- AND8020** – Termination of ECL Logic Devices