

# MC14049UB

## Hex Buffers

The MC14049UB hex inverter/buffer is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This complementary MOS device finds primary use where low power dissipation and/or high noise immunity is desired. This device provides logic-level conversion using only one supply voltage, V<sub>DD</sub>. The input-signal high level (V<sub>IH</sub>) can exceed the V<sub>DD</sub> supply voltage for logic-level conversions. Two TTL/DTL Loads can be driven when the device is used as CMOS-to-TTL/DTL converters (V<sub>DD</sub> = 5.0 V, V<sub>OOL</sub> ≤ 0.4 V, I<sub>OL</sub> ≥ 3.2 mA). Note that pins 13 and 16 are not connected internally on this device; consequently connections to these terminals will not affect circuit operation.

### Features

- High Source and Sink Currents
- High-to-Low Level Converter
- Supply Voltage Range = 3.0 V to 18 V
- Meets JEDEC UB Specifications
- V<sub>IN</sub> can exceed V<sub>DD</sub>
- Improved ESD Protection on All Inputs
- Pb-Free Packages are Available\*

### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub>	Input Voltage Range (DC or Transient)	-0.5 to +18.0	V
V <sub>out</sub>	Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> +0.5	V
I <sub>in</sub>	Input Current (DC or Transient) per Pin	±10	mA
I <sub>out</sub>	Output Current (DC or Transient) per Pin	+45	mA
P <sub>D</sub>	Power Dissipation, per Package (Note 14) Plastic SOIC	825 740	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

14. Temperature Derating: All Packages: See Figure 4.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields referenced to the V<sub>SS</sub> pin, only. Extra precautions must be taken to avoid applications of any voltage higher than the maximum rated voltages to this high-impedance circuit. For proper operation, the ranges V<sub>SS</sub> ≤ V<sub>in</sub> ≤ 18 V and V<sub>SS</sub> ≤ V<sub>out</sub> ≤ V<sub>DD</sub> are recommended.



ON Semiconductor®

<http://onsemi.com>

### MARKING DIAGRAMS



A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week


### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 145 of this data sheet.


\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# MC14049UB


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.



**Figure 1. Pin Assignment**



**Figure 2. Logic Diagram  
MC14049UB**



**Figure 3. Circuit Schematic  
(1/6 of circuit shown)**

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	- 55°C		25°C			125°C		Unit
			Min	Max	Min	Typ (Note 15)	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	Vdc
		15	—	0.05	—	0	0.05	—	0.05	Vdc
	V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	Vdc
		15	14.95	—	14.95	15	—	14.95	—	Vdc
Input Voltage (V <sub>O</sub> = 4.5 Vdc) (V <sub>O</sub> = 9.0 Vdc) (V <sub>O</sub> = 13.5 Vdc)	V <sub>IL</sub>	5.0	—	1.0	—	2.25	1.0	—	1.0	Vdc
		10	—	2.0	—	4.50	2.0	—	2.0	Vdc
		15	—	2.5	—	6.75	2.5	—	2.5	Vdc
	V <sub>IH</sub>	5.0	4.0	—	4.0	2.75	—	4.0	—	Vdc
		10	8.0	—	8.0	5.50	—	8.0	—	Vdc
		15	12.5	—	12.5	8.25	—	12.5	—	Vdc
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	I <sub>OH</sub>	5.0	-1.6	—	-1.25	-2.5	—	-1.0	—	mAdc
		10	-1.6	—	-1.3	-2.6	—	-1.0	—	mAdc
		15	-4.7	—	-3.75	-10	—	-3.0	—	mAdc
	I <sub>OL</sub>	5.0	3.75	—	3.2	6.0	—	2.6	—	mAdc
		10	10	—	8.0	16	—	6.6	—	mAdc
		15	30	—	24	40	—	19	—	mAdc
Input Current	I <sub>in</sub>	15	—	± 0.1	—	± 0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	—	—	—	—	10	20	—	—	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0	—	1.0	—	0.002	1.0	—	30	μAdc
Total Supply Current (Note 16 and 17) (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0	$I_T = (1.8 \mu\text{A/kHz}) f + I_{DD}$						μAdc	
		10	$I_T = (3.5 \mu\text{A/kHz}) f + I_{DD}$							
		15	$I_T = (5.3 \mu\text{A/kHz}) f + I_{DD}$							

15. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

16. The formulas given are for the typical characteristics only at 25°C.

17. To calculate total supply current at loads other than 50 pF:

## **MC14049UB**

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V f k$$

where:  $I_T$  is in  $\mu\text{A}$  (per package),  $C_L$  in  $\text{pF}$ ,  $V = (V_{DD} - V_{SS})$  in volts,  $f$  in  $\text{kHz}$  is input frequency, and  $k = 0.002$ .

# MC14049UB

## SWITCHING CHARACTERISTICS (Note 18) ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	$V_{DD}$ $V_{dc}$	Min	Typ (Note 19)	Max	Unit
Output Rise Time $t_{TLH} = (0.8 \text{ ns/pF}) C_L + 60 \text{ ns}$ $t_{TLH} = (0.3 \text{ ns/pF}) C_L + 35 \text{ ns}$ $t_{TLH} = (0.27 \text{ ns/pF}) C_L + 26.5 \text{ ns}$	$t_{TLH}$	5.0 10 15	— — —	100 50 40	160 100 60	ns
Output Fall Time $t_{THL} = (0.3 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.12 \text{ ns/pF}) C_L + 14 \text{ ns}$ $t_{THL} = (0.1 \text{ ns/pF}) C_L + 10 \text{ ns}$	$t_{THL}$	5.0 10 15	— — —	40 20 15	60 40 30	ns
Propagation Delay Time $t_{PLH} = (0.38 \text{ ns/pF}) C_L + 61 \text{ ns}$ $t_{PLH} = (0.20 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{PLH} = (0.11 \text{ ns/pF}) C_L + 24.5 \text{ ns}$	$t_{PLH}$	5.0 10 15	— — —	80 40 30	120 65 50	ns
Propagation Delay Time $t_{PHL} = (0.38 \text{ ns/pF}) C_L + 11 \text{ ns}$ $t_{PHL} = (0.12 \text{ ns/pF}) C_L + 9 \text{ ns}$ $t_{PHL} = (0.11 \text{ ns/pF}) C_L + 4.5 \text{ ns}$	$t_{PHL}$	5.0 10 15	— — —	30 15 10	60 30 20	ns

18. The formulas given are for the typical characteristics only at  $25^\circ\text{C}$ .

19. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

## ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
MC14049UBCP	PDIP-16	2,000 Units / Box
MC14049UBCPG	PDIP-16 (Pb-Free)	2,000 Units / Box
MC14049UBD	SOIC-16	2,400 Units / Box
MC14049UBDG	SOIC-16 (Pb-Free)	2,400 Units / Box
MC14049UBDR2	SOIC-16	2,500 / Tape & Reel
MC14049UBDR2G	SOIC-16 (Pb-Free)	2,500 / Tape & Reel
MC14049UBDT	TSSOP-16	96 Units / Rail
MC14049UBDTEL	TSSOP-16*	96 Units / Rail
MC14049UBDTR2	TSSOP-16*	2,500 / Tape & Reel
MC14049UBF	SOEIAJ-16	See Note 20
MC14049UBFEL	SOEIAJ-16	See Note 20

20. For ordering information on the SOEIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This package is inherently Pb-Free.




Figure 4. Typical Voltage Transfer Characteristics versus Temperature

# MC14049UB




Figure 5. Typical Output Source Characteristics




Figure 6. Typical Output Sink Characteristics




Figure 7. Ambient Temperature Power Derating




Figure 8. Switching Time Test Circuit and Waveforms