

MC14557B

1-to-64 Bit Variable Length Shift Register

The MC14557B is a static clocked serial shift register whose length may be programmed to be any number of bits between 1 and 64. The number of bits selected is equal to the sum of the subscripts of the enabled Length Control inputs (L1, L2, L4, L8, L16, and L32) plus one. Serial data may be selected from the A or B data inputs with the A/B select input. This feature is useful for recirculation purposes. A Clock Enable (CE) input is provided to allow gating of the clock or negative edge clocking capability.

The device can be effectively used for variable digital delay lines or simply to implement odd length shift registers.

- 1–64 Bit Programmable Length
- Q and \bar{Q} Serial Buffered Outputs
- Asynchronous Master Reset
- All Inputs Buffered
- No Limit On Clock Rise and Fall Times
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or one Low-power Schottky TTL Load Over the Rated Temperature Range
- Pb-Free Packages are Available

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	± 10	mA
P _D	Power Dissipation, per Package (Note 2)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
T _L	Lead Temperature (8-Second Soldering)	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.
2. Temperature Derating:
Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

<http://onsemi.com>


MARKING DIAGRAMS



PDIP-16
P SUFFIX
CASE 648



SO-16 WB
DW SUFFIX
CASE 751G



SOEIAJ-16
F SUFFIX
CASE 966

A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 391 of this data sheet.

V_{DD} =PIN 16
 V_{SS} =PIN 8




Figure 1. Logic Diagram

MC14557B





Figure 2. Pin Assignment



V_{DD} = PIN 16
V_{SS} = PIN 8

Figure 3. Block Diagram

TRUTH TABLE

Inputs				Output
Rst	A/B	Clock	\overline{CE}	Q
0	0	/	0	B
0	1	/	0	A
0	0	1	\	B
0	1	1	\	A
1	X	X	X	0

Q is the output of the first selected shift register stage.

X = Don't Care

LENGTH SELECT TRUTH TABLE

L32	L16	L8	L4	L2	L1	Register Length
0	0	0	0	0	0	1 Bit
0	0	0	0	0	1	2 Bits
0	0	0	0	1	0	3 Bits
0	0	0	0	1	1	4 Bits
0	0	0	1	0	0	5 Bits
0	0	0	1	0	1	6 Bits
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	0	0	0	0	0	33 Bits
1	0	0	0	0	1	34 Bits
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	1	1	1	0	0	61 Bits
1	1	1	1	0	1	62 Bits
1	1	1	1	1	0	63 Bits
1	1	1	1	1	1	64 Bits

NOTE: Length equals the sum of the binary length control subscripts plus one.

MC14557B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Symbol	Characteristic	V _{DD} Vdc	- 55°C		25°C		125°C		Unit		
			Min	Max	Min	Typ (Note 3)	Max	Min			
V _{OL}	Output Voltage V _{in} = V _{DD} or 0	"0" Level	5.0	-	0.05	-	0	0.05	-	0.05	
			10	-	0.05	-	0	0.05	-	0.05	
			15	-	0.05	-	0	0.05	-	0.05	
V _{OH}	V _{in} = 0 or V _{DD}	"1" Level	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc
			10	9.95	-	9.95	10	-	9.95	-	Vdc
			15	14.95	-	14.95	15	-	14.95	-	Vdc
V _{IL}	Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	"0" Level	5.0	-	1.5	-	2.25	1.5	-	1.5	Vdc
			10	-	3.0	-	4.50	3.0	-	3.0	Vdc
			15	-	4.0	-	6.75	4.0	-	4.0	Vdc
V _{IH}	(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"1" Level	5.0	3.5	-	3.5	2.75	-	3.5	-	Vdc
			10	7.0	-	7.0	5.50	-	7.0	-	Vdc
			15	11	-	11	8.25	-	11	-	Vdc
I _{OH}	Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	5.0	-3.0	-	-2.4	-4.2	-	-1.7	-	mAdc
			5.0	-0.64	-	-0.51	-0.88	-	-0.36	-	
			10	-1.6	-	-1.3	-2.25	-	-0.9	-	
			15	-4.2	-	-3.4	-8.8	-	-2.4	-	
I _{OL}	(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	5.0	0.64	-	0.51	0.88	-	0.36	-	
			10	1.6	-	1.3	2.25	-	0.9	-	
			15	4.2	-	3.4	8.8	-	2.4	-	
I _{in}	Input Current	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc	
C _{in}	Input Capacitance (V _{in} = 0)	-	-	-	-	5.0	7.5	-	-	pF	
I _{DD}	Quiescent Current (Per Package)	5.0	-	5.0	-	0.010	5.0	-	150	μAdc	
		10	-	10	-	0.020	10	-	300		
		15	-	20	-	0.030	20	-	600		
I _T	Total Supply Current (Notes 4, 5) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	5.0	I _T = (1.75 μA/kHz) f + I _{DD} I _T = (3.50 μA/kHz) f + I _{DD} I _T = (5.25 μA/kHz) f + I _{DD}						μAdc		
		10									
		15									

3. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

4. The formulas given are for the typical characteristics only at 25°C.

5. To calculate total supply current at loads other than 50 pF: I_T(C_L) = I_T(50 pF) + (C_L - 50) Vfk where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.001.

MC14557B

SWITCHING CHARACTERISTICS (Note 6) ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Symbol	Characteristic	V _{DD}	Min	Typ (Note 7)	Max	Unit
t _{TLH} , t _{THL}	Rise and Fall Time, Q or \bar{Q} Output t _{TLH} , t _{THL} = (1.5 ns/pF) $C_L + 25 \text{ ns}$ t _{TLH} , t _{THL} = (0.75 ns/pF) $C_L + 12.5 \text{ ns}$ t _{TLH} , t _{THL} = (0.55 ns/pF) $C_L + 9.5 \text{ ns}$	5 10 15	— — —	100 50 40	200 100 80	ns
t _{PLH} , t _{PHL}	Propagation Delay, Clock or \bar{CE} to Q or \bar{Q} t _{PLH} , t _{PHL} = (1.7 ns/pF) $C_L + 215 \text{ ns}$ t _{PLH} , t _{PHL} = (0.66 ns/pF) $C_L + 97 \text{ ns}$ t _{PLH} , t _{PHL} = (0.5 ns/pF) $C_L + 65 \text{ ns}$	5 10 15	— — —	300 130 90	600 260 180	ns
t _{PLH} , t _{PHL}	Propagation Delay, Reset to Q or \bar{Q} t _{PLH} , t _{PHL} = (1.7 ns/pF) $C_L + 215 \text{ ns}$ t _{PLH} , t _{PHL} = (0.66 ns/pF) $C_L + 97 \text{ ns}$ t _{PLH} , t _{PHL} = (0.5 ns/pF) $C_L + 70 \text{ ns}$	5 10 15	— — —	300 130 95	600 260 190	ns
t _{WH(cl)}	Pulse Width, Clock	5 10 15	200 100 75	95 45 35	— — —	ns
t _{WH(rst)}	Pulse Width, Reset	5 10 15	300 140 100	150 70 50	— — —	ns
f _{cl}	Clock Frequency (50% Duty Cycle)	5 10 15	— — —	3.0 7.5 13.0	1.7 5.0 6.7	MHz
t _{su}	Setup Time, A or B to Clock or \bar{CE} Worst case condition: L1 = L2 = L4 = L8 = L16 = L32 = V _{SS} (Register Length = 1)	5 10 15	700 290 145	350 130 85	— — —	ns
	Best case condition: L32 = V _{DD} , L1 through L16 = Don't Care (Any register length from 33 to 64)	5 10 15	400 165 60	45 5 0	— — —	
	Hold Time, Clock or \bar{CE} to A or B Best case condition: L1 = L2 = L4 = L8 = L16 = L32 = V _{SS} (Register Length = 1)	5 10 15	200 100 10	-150 -60 -50	— — —	
	Worst case condition: L32 = V _{DD} , L1 through L16 = Don't Care (Any register length from 33 to 64)	5 10 15	400 185 85	50 25 22	— — —	
t _r , t _f	Rise and Fall Time, Clock	5 10 15	No Limit			—
t _r , t _f	Rise and Fall Time, Reset or \bar{CE}	5 10 15	— — —	— — —	15 5 4	μs
t _{rem}	Removal Time, Reset to Clock or \bar{CE}	5 10 15	160 80 70	80 40 35	— — —	ns

6. The formulas given are for the typical characteristics only at 25°C.

7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

MC14557B




Figure 4. Timing Diagram

ORDERING INFORMATION

Device	Package	Shipping†
MC14557BF	SOEIAJ-16 (Pb-Free)	50 Units / Rail
MC14557BCP	PDIP-16	500 Units / Rail
MC14557BFEL	SOEIAJ-16 (Pb-Free)	2000 / Tape & Reel
MC14557BDWR2	SO-16 (WB)	1000 / Tape & Reel
MC14557BCPG	PDIP-16 (Pb-Free)	500 Units / Rail
MC14557BDW	SO-16 (WB)	47 Units / Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.