Power MOSFET

-20 V, -3.0 A, Dual P-Channel, ChipFET™

Features

- Low R_{DS(on)} and Fast Switching Speed in a ChipFET Package
- Leadless ChipFET Package 40% Smaller Footprint than TSOP-6
- ChipFET Package with Excellent Thermal Capabilities where Heat Transfer is Required
- Pb-Free Package is Available

Applications

- Charge Control in Battery Chargers
- Optimized for Battery and Load Management Applications in Portable Equipment
- MP3 Players, Cell Phones, Digital Cameras, PDAs
- Buck and Boost DC-DC Converters

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rat	Symbol	Value	Unit			
Drain-to-Source Voltage	V_{DSS}	-20	V			
Gate-to-Source Voltage	V_{GS}	±12	V			
Continuous Drain	Steady		I _D	-2.1	Α	
Current (Note 1)	State	T _A = 85°C		-1.5		
	$t \le 5 \text{ s}$ $T_A = 25^{\circ}\text{C}$			-3.0		
Power Dissipation	sipation Steady T _A = 25°C		P_{D}	1.1	W	
(Note 1)	State	T _A = 85°C		0.6		
	$t \le 5 \text{ s}$ $T_A = 25^{\circ}\text{C}$			2.1		
Pulsed Drain Current	tp =	10 μs	I _{DM}	-9.0	Α	
Operating Junction and	T _J , T _{stg}	–55 to 150	°C			
Source Current (Body I	I _S	-2.5	Α			
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

THERMAL RESISTANCE RATINGS

Rating	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	110	°C/W
Junction-to-Ambient – $t \le 5 s$		60	

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


 Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq [1 oz] including traces).



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX	
-20 V	130 mΩ @ -4.5 V	-3.0 A	
20 0	200 mΩ @ -2.5 V	0.071	




P-Channel MOSFET

P-Channel MOSFET



ChipFET CASE 1206A STYLE 2



C4 = Specific Device Code

M = Month Code

= Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]		
NTHD4401PT1	ChipFET	3000/Tape & Reel		
NTHD4401PT1G	ChipFET (Pb-Free)	3000/Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS		-		<u>-</u>		-	-
Drain-to-Source Breakdown Voltage	V _{(Br)DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-20	-23		V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(Br)DSS} /T _J				-8.0		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V	$T_J = 25^{\circ}C$			-1.0	μΑ
		$V_{DS} = -16 \text{ V}$	T _J = 85°C			-5.0	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{O}$	_{SS} = ±12 V			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V _{GS(th)}	$V_{GS} = V_{DS}, I_{E}$) = -250 μΑ	-0.6	-0.75	-1.2	V
Gate Threshold Temperature Coefficient	V _{GS(th)} /T _J				2.65		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -2.1 \text{ A}$ $V_{GS} = -2.5 \text{ V}, I_D = -1.7 \text{ A}$ $V_{GS} = -1.8 \text{ V}, I_D = -1.0 \text{ A}$			0.130 0.200 0.34	0.155 0.240	Ω
Forward Transconductance	9FS	$V_{DS} = -10 \text{ V},$	I _D = -2.1 A		5.0		S
CHARGES, CAPACITANCES AND GATE R	ESISTANCE						
Input Capacitance	C _{iss}				185	300	
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -10 \text{ V}$			95	150	pF
Reverse Transfer Capacitance	C _{rss}				30	50	
Total Gate Charge	Q _{G(TOT)}				3.0	6.0	
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$ $I_{D} = -2.1 \text{ A}$			0.2		nC
Gate-to-Source Charge	Q_{GS}				0.5		
Gate-to-Drain Charge	Q_GD				0.9		
SWITCHING CHARACTERISTICS (Note 3)							
Turn-On Delay Time	t _{d(on)}				7.0	12	
Rise Time	t _r	$V_{GS} = -4.5 \text{ V},$	V _{DD} = -16 V,		13	25	
Turn-Off Delay Time	t _{d(off)}	$I_D = -2.1 \text{ A}, R_G = 2.5 \Omega$			33	50	ns -
Fall Time	t _f				27	40	
DRAIN-SOURCE DIODE CHARACTERISTI	cs						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V$ $I_S = -2.5 A$			-0.85	-1.15	V
Reverse Recovery Time	t _{rr}	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 90 \text{ A/}\mu\text{s,}$ $I_{S} = -2.1 \text{ A}$			32		
Charge Time	t _a				10		ns
Discharge Time	t _b				22		1
Reverse Recovery Charge	Q _{RR}				15		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On–Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. On–Resistance Variation with Temperature

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




Figure 7. Drain-to-Source Leakage Current vs. Voltage

Figure 8. Capacitance Variation

20

100




Figure 9. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

Figure 10. Resistive Switching Time Variation vs. Gate Resistance




Figure 11. Diode Forward Voltage vs. Current




Figure 12. Thermal Response

SOLDERING FOOTPRINT*




Figure 13. Basic

Figure 14. Style 2

BASIC PAD PATTERNS

The basic pad layout with dimensions is shown in Figure 13. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.


The minimum recommended pad pattern shown in Figure 14 improves the thermal area of the drain connections (pins 5, 6, 7, 8) while remaining within the

confines of the basic footprint. The drain copper area is 0.0019 sq. in. (or 1.22 sq. mm). This will assist the power dissipation path away from the device (through the copper leadframe) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ChipFET™ CASE 1206A-03 **ISSUE G**



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM.
 DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	1.00	1.05	1.10	0.039	0.041	0.043	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.10	0.15	0.20	0.004	0.006	0.008	
D	2.95	3.05	3.10	0.116	0.120	0.122	
Е	1.55	1.65	1.70	0.061	0.065	0.067	
е	0.65 BSC			0.025 BSC			
e1	0.55 BSC			0.022 BSC			
L	0.28	0.35	0.42	0.011	0.014	0.017	
HE	1.80	1.90	2.00	0.071	0.075	0.079	
θ	5° NOM			5° NOM			

STYLE 2:

PIN 1. SOURCE 1 2. GATE 1

- 3. SOURCE 2
- 4 GATE 2
- 5. DRAIN 2
- 6. DRAIN 2
- 7. DRAIN 1 8. DRAIN 1

ChipFET is a trademark of Vishay Siliconix.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative