

- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V V<sub>CC</sub> Operation
- Typical t<sub>pd</sub> of 4 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports

- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)





#### description/ordering information

The SN74LV541AT is designed for 4.5-V to 5.5-V  $V_{CC}$  operation. The inputs are TTL-voltage compatible, which allows them to be interfaced with bipolar outputs and 3.3-V devices. The device also can be used to translate from 3.3 V to 5 V.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Reel of 1000	SN74LV541ATRGYR	LV541AT
	COIC DW	Tube of 25	SN74LV541ATDW	1)/F44 AT
	SOIC - DW	Reel of 2000	SN74LV541ATDWR	LV541AT
	SOP - NS	Reel of 2000	SN74LV541ATNSR	74LV541AT
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV541ATDBR	LV541AT
		Tube of 70	SN74LV541ATPW	
	TSSOP – PW	Reel of 2000	SN74LV541ATPWR	LV541AT
		Reel of 250	SN74LV541ATPWT	
	TVSOP – DGV	Reel of 2000	SN74LV541ATDGVR	LV541AT

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### description/ordering information (continued)

This device is ideal for driving bus lines or buffer memory address registers. It features inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs so that, if either output-enable (OE1 or OE2) input is high, all corresponding outputs are in the high-impedance state. The outputs provide noninverted data when they are not in the high-impedance state.


To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  shall be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

# FUNCTION TABLE (each buffer/driver)

	OUTPUT		
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z

#### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)	
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	70°C/W
(see Note 3): DGV package	92°C/W
(see Note 3): DW package	58°C/W
(see Note 3): NS package	60°C/W
(see Note 3): PW package	
(see Note 4): RGY package	
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V, maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.

## recommended operating conditions (see Note 5)

			MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2		V
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		0.8	V
VI	Input voltage		0	5.5	V
.,	Output voltage High or low state 3-state	0	VCC		
VO		0	5.5	V	
ЮН	High-level output current	V <sub>CC</sub> = 4.5 V to 5.5 V		-16	mA
loL	Low-level output current	V <sub>CC</sub> = 4.5 V to 5.5 V		16	mA
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 5: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555	TEGT COMPLETIONS	.,	T,	4 = 25°C	;	T <sub>A</sub> = -4	10°C TO	85°C	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
.,	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4			V
VOH	I <sub>OH</sub> = -16 mA	4.5 V	3.8			3.8			
.,	I <sub>OL</sub> = 50 μA	4.5 V		0	0.1			0.1	.,
VOL	I <sub>OL</sub> = 16 mA	4.5 V			0.55			0.55	V
lį	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±0.1			±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25			±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2			20	μΑ
ΔICC <sup>†</sup>	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35			1.5	mA
loff	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	0			0.5			5	μА
Ci	$V_I = V_{CC}$ or GND			2					pF

<sup>†</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or VCC.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

00	•	, ,	,						
PARAMETER	FROM	TO	LOAD		;	T <sub>A</sub> = -	UNIT		
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	
<sup>t</sup> pd	А	Υ		2.6	5	6.9	1	8	
t <sub>en</sub>	ŌĒ	Y	C <sub>L</sub> = 15 pF	3	8.3	11.3	1	13	ns
<sup>t</sup> dis	ŌĒ	Y	]	1.4	3.9	7.5	1	8	
<sup>t</sup> pd	А	Υ		4	5.5	7.9	1	9	
t <sub>en</sub>	ŌĒ	Υ	0 50 5	3.8	8.8	12.3	1	14	
<sup>t</sup> dis	ŌĒ	Y	$C_L = 50 pF$	2.1	9.4	11.9	1	13.5	ns
<sup>t</sup> sk(o)						1		1	

# noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ (see Note 6)

	PARAMETER		T <sub>A</sub> = 25°C		
			TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		1.1	1.5	V
V <sub>OL</sub> (V)	Quiet output, minimum dynamic VOL		-1.1	-1.5	V
VOH(V)	Quiet output, minimum dynamic VOH		4		V
VIH(D)	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V


NOTE 6: Characteristics are for surface-mount packages only.

## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST COI	NDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	$C_L = 50 \text{ pF},$	f = 10 MHz	8	pF



#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ ,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns.
  - D. The outputs are measured one at a time, with one input transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzl and tpzH are the same as ten.
  - G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194




# DW (R-PDSO-G20)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.






- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
- E. Package complies to JEDEC MO-241 variation BC.



# DW (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated