
SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)



description/ordering information

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

T _A	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74LVTH240RGYR	LXH240
		Tube	SN74LVTH240DW	
	SOIC – DW	Tape and reel	SN74LVTH240DWR	LVTH240
	SOP – NS	Tape and reel	SN74LVTH240NSR	LVTH240
–40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH240DBR	LXH240
	TOOOD DW	Tube	SN74LVTH240PW	1 1/1 10 10
	TSSOP – PW	Tape and reel	SN74LVTH240PWR	LXH240
	VFBGA – GQN	Town and wool	SN74LVTH240GQNR	
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74LVTH240ZQNR	LXH240
	CDIP – J	Tube	SNJ54LVTH240J	SNJ54LVTH240J
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH240W	SNJ54LVTH240W
	LCCC – FK	Tube	SNJ54LVTH240FK	SNJ54LVTH240FK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



 $Copyright @ 2003, Texas Instruments Incorporated \\ On products compliant to MIL-PRF-3853s, all parameters are tested \\ unless otherwise noted. On all other products, production \\ processing does not necessarily include testing of all parameters. \\$

SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003

description/ordering information (continued)


These devices are organized as two 4-bit buffer/line drivers with separate output-enable (OE) inputs. When OE is low, the devices pass data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

SN74LVTH240 ... GQN OR ZQN PACKAGE



terminal assignments

	1	2	3	4
Α	1A1	1 0E	V _{CC}	2 0E
в	1A2	2A4	2Y4	1Y1
С	1A3	2Y3	2A3	1Y2
D	1A4	2A2	2Y2	1Y3
Е	GND	2Y1	2A1	1Y4


FUNCTION TABLE (each 4-bit buffer)

(00		
INP	UTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	Н
н	Х	Z



SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, FK, J, NS, PW, RGY, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	
Voltage range applied to any output in the high state, V_{Ω} (see Note 1)	
Current into any output in the low state, In: SN54LVTH240	
SN74LVTH240	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH240	
	64 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3): DB package	
(see Note 3): DW package	58°C/W
(see Note 3): GQN/ZQN package	
(see Note 3): NS package	60°C/W
(see Note 3): PW package	
(see Note 4): RGY package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003

recommended operating conditions (see Note 5)

			SN54LV	TH240	SN74LV	TH240	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V	
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
I _{OH}	High-level output current			-24		-32	mA
I _{OL}	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 5: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN54	LVTH240		SN74	LVTH24	0		
PA	RAMETER	TEST CO	NDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
V _{IK}		V _{CC} = 2.7 V,	l _l = –18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = –100 μA	V _{CC} -0.2			V _{CC} -0.2				
		V _{CC} = 2.7 V,	I _{OH} = –8 mA	2.4			2.4				
V _{OH}			I _{OH} = -24 mA	2						V	
		$V_{CC} = 3 V$	I _{OH} = -32 mA				2				
			l _{OL} = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5		
			I _{OL} = 16 mA			0.4			0.4		
V _{OL}			I _{OL} = 32 mA			0.5			0.5	v	
		$V_{CC} = 3 V$	I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA						0.55		
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10		
	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC}$ or GND			±1			±1		
I _I			$V_I = V_{CC}$			1			1	μA	
	Data inputs	V _{CC} = 3.6 V	$V_1 = 0$			-5			-5		
I _{off}		$V_{CC} = 0, V_1 \text{ or } V_0 = 0 \text{ to } 4.5 \text{ V}$							±100	μA	
			V _I = 0.8 V	75			75				
	Data innuta	$V_{CC} = 3 V$	V _I = 2 V	-75			-75				
I _{I(hold)}	Data inputs	V _{CC} = 3.6 V [‡] ,	V _I = 0 to 3.6 V						500 -750	μ A	
I _{OZH}		V _{CC} = 3.6 V,	V _O = 3 V			5			5	μA	
I _{OZL}		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μA	
I _{OZPU}		$V_{CC} = 0$ to 1.5 V, $V_O = \overline{OE} = $ don't care	0.5 V to 3 V,		:	±100*			±100	μA	
I _{OZPD}		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = \overline{OE} = \text{don't care}$: 0.5 V to 3 V,		:	±100*			±100	μA	
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19		
ICC		$l_{0} = 0,$	Outputs low			5			5	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19		
∆l _{CC} §		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 Other inputs at V_{CC} or				0.2			0.2	mA	
Ci		$V_{I} = 3 V \text{ or } 0$			3			3		pF	
Co		V _O = 3 V or 0			7			7		pF	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

					SN54LVTH240				SN74LVTH240				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
t _{PLH}	٨	v	0.9	4.3		5.1	1.1	2.2	3.8		4.6	20	
t _{PHL}	A	Ŷ	1.2	4.7		4.9	1.3	2.6	4		4.2	ns	
t _{PZH}	ŌĒ	Y	1	5.7		6.7	1.1	2.6	4.6		5.6	2	
t _{PZL}	OE	ř	1.2	5.5		6.2	1.4	2.7	4.4		5	ns	
t _{PHZ}	OE Y	V	1	5.1		5.2	2	2.9	4.4		4.6	20	
t _{PLZ}		ř	1.1	5.4		5.4	1.8	3	4.3		4.3	ns	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.



SCBS679K - DECEMBER 1996 - REVISED SEPTEMBER 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





www.ti.com

15-Nov-2012

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	n MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
5962-9950801Q2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
5962-9950801QRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Call TI	
5962-9950801QSA	ACTIVE	CFP	W	20	1	TBD	Call TI	Call TI	
5962-9950801V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
5962-9950801VRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SN74LVTH240DBLE	OBSOLET	SSOP	DB	20		TBD	Call TI	Call TI	
SN74LVTH240DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240DBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



15-Nov-2012

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
SN74LVTH240PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	
SN74LVTH240PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LVTH240PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SNJ54LVTH240FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LVTH240J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SNJ54LVTH240W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

15-Nov-2012

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVTH240, SN54LVTH240-SP, SN74LVTH240 :

• Catalog: SN74LVTH240, SN54LVTH240

• Enhanced Product: SN74LVTH240-EP, SN74LVTH240-EP

Military: SN54LVTH240

• Space: SN54LVTH240-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH240DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVTH240DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74LVTH240NSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74LVTH240PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

10-Oct-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH240DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVTH240DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVTH240NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVTH240PWR	TSSOP	PW	20	2000	367.0	367.0	38.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated