



SLUS413B - MAY 1999 - REVISED NOVEMBER 2002

# LOW-VOLTAGE DIFFERENTIAL SCSI (LVD) 27-LINE REGULATOR SET

### **FEATURES**

- SCSI SPI-2, SPI-3 and SPI-4 LVD SCSI 27-Line, Low-Voltage Differential Regulator
- 2.7-V to 5.25-V Operation
- Integrated Regulator Set for LVD SCSI
- Differential Failsafe Bias


### **APPLICATIONS**

- Servers
- Workstations
- RAID Boxes

### DESCRIPTION

The UCC561 low-voltage differential (LVD) regulator set is designed to provide the correct references voltages and bias currents for LVD termination resistor networks (475  $\Omega$ , 121  $\Omega$ , and 475  $\Omega$ ). The device also provides a 1.3-V output for "diff sense" signaling. With the proper resistor network, the UCC561 solution meets the common mode bias impedance, differential bias, and termination impedance requirements of SPI-2 (Ultra2), SPI-3 (Ultra3/Ultra160) and SPI-4 (Ultra320). The UCC561 is not intended for SPI-5 applications.

This device incorporates into a single monolith, two sink/source reference voltage regulators, a 1.3-V buffered output and protection features. The protection features include thermal shutdown and active current-limiting circuitry. The UCC561 is offered in 16-pin SOIC (DP) package.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ORDERING INFORMATION**

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY	
UCC561	SOIC-16	DP	0°C to 70°C	UCC561DP	Rail, 70	

<sup>(1)</sup> For the most current specification and package information, refer to our web site at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS**


over operating free-air temperature range unless otherwise  $noted^{(1)(2)}$ 

	UCC561	UNIT
TERMPWR	6	V
Package dissipation	1.2	W
Junction temperature, T <sub>J</sub>	-55 to 150	°C
Storage temperature, T <sub>stg</sub>	-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
V <sub>TERMPWR</sub> , TermPower voltage	2.70		5.25	V



NC = No connection

<sup>(2)</sup> Currents are positive into and negative out of the specified terminals.



# **ELECTRICAL CHARACTERISTICS**

 $T_J$  = 0°C to 70°C,  $V_{TERMPWR}$  = 3.3 V unless otherwise noted<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TERMPWR Supply Current	•	•			
TERMPWR supply current	No load			40	mA
TERMPWR voltage		2.70		5.25	V
Regulator	•	-			
1.75-V regulator	REG1 (±125 mA)	1.70	1.75	1.80	
1.3-V regulator	-5 mA ≤ I <sub>DIFSENS</sub> ≤ 50 μA	1.2	1.3	1.4	V
0.75-V regulator	REG2 (±125 mA)	0.70	0.75	0.80	
1.75-V regulator source current	V <sub>O</sub> = 1.25 V	-200			
1.75-V regulator sink current	V <sub>O</sub> = 2.25 V	200			
1.75-V regulator source current limit <sup>(1)</sup>		-200		-700	mA
1.75-V regulator sink current limit <sup>(1)</sup>		200		700	
1.3-V regulator source current	V <sub>DIFSENS</sub> = 0 V	-5		-15	
1.3-V regulator sink current	V <sub>DIFSENS</sub> = 2.4 V	50		200	μА
0.75-V regulator source current	V <sub>O</sub> = 0.25 V	-200			
0.75-V regulator sink current	V <sub>O</sub> = 1.25 V	200			
0.75-V regulator source current limit <sup>(1)</sup>		-200		-700	mA
0.75-V regulator sink current limit <sup>(1)</sup>		200		700	

<sup>(1)</sup> Ensured by design. Not production tested.

# **TERMINAL FUNCTIONS**

TERMINAL	TERMINAL		PERCENTION				
NAME	NO.	I/O	DESCRIPTION				
HSPGND	4	-	Heat sink power ground pin.				
HSGND	5, 12, 13	-	Heat sink ground pin which should be attached to the ground plane on a multilayer board or large copper area on a 2 layer board.				
REG1	6	0	1.75-V source/sink regulated output voltage pin. The part is internally current limited for both sinking and sourcing current to prevent damage. For best performance, a 4.7-µF low-ESR capacitor is recommended. Lead lengths should be kept to a minimum.				
REG2	3	0	0.75-V source/sink regulated output voltage pin. The part is internally current limited for both sinking and sourcing current to prevent damage. For best performance, a 4.7-µF low-ESR capacitor is recommended. Lead lengths should be kept to a minimum.				
DIFSENS	7	0	1.3-V source/sink regulated output voltage pin. The part is internally current limited to the SCSI SPI-2 through SPI-4 standards for both sinking and sourcing current to prevent damage.				
TERMPWR	2	I	Supply voltage pin. The pin should be decoupled with at least a $2.2-\mu F$ low-ESR capacitor. For best performance, a $4.7-\mu F$ low-ESR capacitor is recommended. Lead lengths should be kept to a minimum.				



## **APPLICATION INFORMATION**

The resistor stack with the 1.75-V and 0.75-V reference gives the correct differential impedance, bias voltage, common mode differential impedance, and common mode voltage as show in Table 1.

Table 1. UCC561 Resistor Stack vs. Standard (SPI-2 through SPI-4)

PARAMETER	UCC561	STANDARD	UNITS
Differential Impedance	107.3	100 to 110	Ω
Differential bias voltage	112.9	100 to 125	mV
Common-mode differential impedance	237	100 to 300	Ω
Common-mode voltage	1.25	1.2 to 1.3	V




Figure 1. Low-Voltage Differential Discrete Resistor Stack



# PACKAGE OPTION ADDENDUM

24-Mar-2015

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UCC561DP	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI		UCC561DP	
UCC561DPTR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI		UCC561DP	
UCC561DPTRG4	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI		UCC561DP	
UCC561TD	OBSOLETE	TO-220	KC	5		TBD	Call TI	Call TI			

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

24-Mar-2015

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





TO-220




## NOTES:

- All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
- 3. Shape may vary per different assembly sites.



TO-220



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated