


## Dual supply level translator for dual memory cards (mini SD/micro SD + managed NAND)

### Features

- High speed:  $t_{PD}$  (A to B) = 5 ns at  $T_A = 85^\circ\text{C}$  with  $V_{CCA} = 1.8 \text{ V}$ ,  $V_{CCBn} = 3.0 \text{ V}$
- Low power dissipation:  $I_{CCA} = I_{CCBn} = 5 \mu\text{A}$  (max.) at  $T_A = 85^\circ\text{C}$
- Balanced propagation delays:  $t_{PLH} \approx t_{PHL}$
- Operating voltage range:
  - $V_{CCA}$  (opr) = 1.4 to 3.6 V
  - $V_{CCBn}$  (opr) = 1.4 to 3.6 V
- B-side power supplies ( $V_{CCB1}$  and  $V_{CCB2}$ ) can be different and separately controlled
- Interchangeable voltage levels:  
 $V_{CCA}$  can either be greater than or less than  $V_{CCBn}$
- Low power mode:  
when  $V_{CCBn}$  is grounded or floating, there is very low quiescent current on  $V_{CCA}$
- Power down detection:  
when either one of the B-side power supplies ( $V_{CCB1}$  and  $V_{CCB2}$ ) is grounded or floating, the corresponding port-n goes into high-Z state automatically
- Latch-up performance exceeds 500 mA (JESD17)
- ESD protection: 2 kV HBM
- Integrated pull-up resistor and level translator on the MS\_Insert pin
- Integrated pull-up resistor for card-detect pin



### Description

The ST6G3240 is a dual supply low voltage CMOS level translator supporting the dual function of mini SD/micro SD card and managed NAND memories. It is designed for use as an interface between three systems using 3.3, 2.5 and 1.8 V respectively.

The ST6G3240 is capable of achieving high speed operation and at the same time maintaining low power dissipation.

While the A port is designed to track  $V_{CCA}$ , the Bn port (nCMD, nDAT, nCLK) is designed to track  $V_{CCBn}$ .

The device is intended for a two-way asynchronous communication between data buses.

**Table 1. Device summary**

Order code	Package	Packing
ST6G3240TBR	µTFBGA36 (3.6 x 3.6 mm)	Tape and reel

## Contents

<b>1</b>	<b>ST6G3240 general description</b>	<b>3</b>
<b>2</b>	<b>Pin settings</b>	<b>4</b>
2.1	Pin connection	4
2.2	Pin description	5
<b>3</b>	<b>Logic diagram</b>	<b>7</b>
<b>4</b>	<b>Maximum rating</b>	<b>9</b>
<b>5</b>	<b>Electrical characteristics</b>	<b>11</b>
<b>6</b>	<b>Test circuit</b>	<b>20</b>
<b>7</b>	<b>Package mechanical data</b>	<b>23</b>
<b>8</b>	<b>Revision history</b>	<b>28</b>

## 1 ST6G3240 general description

The ST6G3240 is a dual supply low voltage CMOS level translator supporting the dual function of mini SD/micro SD card and managed NAND memories. It is designed for use as an interface between three systems using 3.3, 2.5 and 1.8 V respectively.

The ST6G3240 is capable of achieving high speed operation and at the same time maintaining low power dissipation.

While the A port is designed to track  $V_{CCA}$ , the Bn port (nCMD, nDAT, nCLK) is designed to track  $V_{CCBn}$ .

The device is intended for a two-way asynchronous communication between data buses. The direction of data transmission is determined by CMD-dir/DATA0-dir/DAT123-dir inputs. In the typical application the Bn-port interfaces with the 3 V bus and the A-port with the 1.8V bus.

With interchangeable voltage levels, there is no restriction on the voltage settings for each supply.  $V_{CCA}$  can be less than or greater than  $V_{CCB1}$  or  $V_{CCB2}$ . For example,  $V_{CCA} = 2.5\text{ V}$ ,  $V_{CCB1} = 3.6\text{ V}$ ,  $V_{CCB2} = 1.8\text{ V}$ .

### Full low power mode

This device can be entered into 'full lower power mode' by setting all the INn pins to low or high, which will disable the device completely.

### Partial low power mode

Alternatively, the device can be set into 'partial low power mode' by grounding or floating one of the  $V_{CCBn}$  power supplies. This will set all the corresponding output Port-n to High-Z.

However, it is important to note that  $V_{CCA}$  power supply must not be grounded or floating whenever  $V_{CCBn}$  is connected to a power supply as this will lead to significant current consumption increase.

## 2 Pin settings

### 2.1 Pin connection

Figure 1. Pin connection (top through view)




Table 2. Pin mapping

	1	2	3	4	5	6
A	VCCA	GND	IN1	CD	GND	VCCB1
B	CMD.h	CMD-dir	IN2	1CMD	1DAT0	2DAT0
C	DAT0.h	DAT0-dir	GND	2CMD	1DAT1	2DAT1
D	DAT1.h	DAT123-dir	GND	GND	1DAT2	2DAT2
E	DAT2.h	CLK-f	2CLK	1CLK	1DAT3	2DAT3
F	DAT3.h	CLK-h	MS_Insert	MS_InsertB 1	GND	VCCB2

Note:

*It is required that V<sub>CC</sub> supply and ground pins are in close proximity, so as to allow for easy capacitive coupling in application.*

## 2.2 Pin description

**Table 3. Pin description**

Pin	Type	Side	Symbol	Name and function
A1	-	A	$V_{CCA}$	A-side power supply
A2	-	-	GND	Ground (0 V)
A3	I	A	IN1	Output enable pin. Functions together with IN2 pin. Refer to truth table for more information on the settings
A4	-	A	CD	Card detect pin with 100 k $\Omega$ internal pull-up resistor on the A-side
A5	-	-	GND	Ground (0 V)
A6	-	B1	$V_{CCB1}$	B1-side power supply
B1	I/O	A	CMD.h	Command pin for A-side
B2	I	A	CMD-dir	Command direction pin HIGH => CMD.h input, nCMD output LOW => CMD.h output, nCMD input
B3	I	A	IN2	Output enable pin. Functions together with IN1 pin. Refer to truth table for more information on the settings
B4	I/O	B1	1CMD	Command pin for B1-side
B5	I/O	B1	1DAT0	Data0 pin for B1-side
B6	I/O	B2	2DAT0	Data0 pin for B2-side
C1	I/O	A	DAT0.h	Data0 pin for A-side
C2	I	A	DAT0-dir	Data direction pin for DAT0 HIGH => DAT0.h input, nDAT0 output LOW => DAT0.h output, nDAT0 input
C3	-	-	GND	Ground (0 V)
C4	I/O	B2	2CMD	Command pin for B2-side
C5	I/O	B1	1DAT1	Data1 pin for B1-side
C6	I/O	B2	2DAT1	Data1 pin for B2-side
D1	I/O	A	DAT1.h	Data1 pin for A-side
D2	I	A	DAT123-dir	Data direction pin for DAT1-DAT3 HIGH => DAT123.h input, nDAT123 output LOW => DAT123.h output, nDAT123 input
D3	-	-	GND	Ground (0 V)
D4	-		GND	Ground (0 V)
D5	I/O	B1	1DAT2	Data2 pin for B1-side

**Table 3. Pin description (continued)**

Pin	Type	Side	Symbol	Name and function
D6	I/O	B2	2DAT2	Data2 pin for B2-side
E1	I/O	A	DAT2.h	Data2 pin for A-side
E2	O	A	CLK-f	Feedback clock pin on A-side
E3	O	B2	2CLK	Clock Output pin for B2-side
E4	O	B1	1CLK	Clock Output pin for B1-side
E5	I/O	B1	1DAT3	Data3 pin for B1-side
E6	I/O	B2	2DAT3	Data3 pin for B2-side
F1	I/O	A	DAT3.h	Data3 pin for A-side
F2	I	A	CLK.h	Clock input pin for A-side
F3	-	A	MS_Insert	MS_Insert pin with 100 kΩ internal pull-up resistor on A-side
F4	O	B1	MS_InsertB1	MS_Insert pin on B1-side
F5	-	-	GND	Ground (0V)
F6	-	B2	V <sub>CCB2</sub>	B2-side power supply

**CMD**

Command pin is a bidirectional line. The host and card drivers are operating in push-pull configuration.

**DAT0-3**

All data lines are bi-directional lines. Host and card drivers operate in push-pull mode.

**CLK**

Clock is a host to card signal. CLK operates in push-pull mode.

Feedback (return) clock is a feedback clock signal from level shifter to the host for controlling delays.

**CD**


Card detect with internal pull up resistor. Pin will be pulled to V<sub>CCA</sub> when it is in high state.

**IN1, IN2**

Selection pins. When IN1 and IN2 are set to disabled state, all the data bus will be in high-impedance. When enabled, all the data bus will be working as a level translator between port A and port Bn (refer to the truth table for possible pin configuration).

### 3 Logic diagram

Figure 2. ST6G3240 logic block diagram



CS00091

Figure 3. Input and output equivalent circuit




Table 4. Truth table

IN1	IN2	CMD-dir CMD.h	DAT0-dir DAT0.h	DAT123- dir DAT1.h DAT2.h DAT3.h	CLK.h CLK-f.h	1CMD 1DAT0 1DAT1 1DAT2 1DAT3 1CLK	2CMD 2DAT0 2DAT1 2DAT2 2DAT3 2CLK
H	H	H-Z	H-Z	H-Z	H-Z	H-Z	H-Z
L	H	Active	Active	Active	Active	Active	H-Z
H	L	Active	Active	Active	Active	H-Z	Active
L	L	H-Z	H-Z	H-Z	H-Z	H-Z	H-Z

H - Z: high impedance

Table 5. MS\_Insert truth table

MS_Insert (referenced to V <sub>CCA</sub> )	MS_InsertB1 (referenced to V <sub>CCB1</sub> )
H	H
L	L

## 4 Maximum rating

Stressing the device above the rating listed in the “absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 6. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CCA}$	Supply voltage	-0.5 to 4.6	V
$V_{CCB1}$	Supply voltage	-0.5 to 4.6	V
$V_{CCB2}$	Supply voltage	-0.5 to 4.6	V
$V_I$	DC input voltage	-0.5 to 4.6	V
$V_{I/OA}$	DC I/O voltage (output disabled)	-0.5 to 4.6	V
$V_{I/OBn}$	DC I/O voltage (output disabled)	-0.5 to 4.6	V
$V_{OA}$	DC output voltage	-0.5 to $V_{CCA} + 0.5$	V
$V_{OBn}$	DC output voltage	-0.5 to $V_{CCBn} + 0.5$	V
$I_{IK}$	DC input diode current	- 20	mA
$I_{OK}$	DC output diode current	- 50	mA
$I_{OA}$	DC output current	$\pm 50$	mA
$I_{OBn}$	DC output current	$\pm 50$	mA
$I_{CCA}$	DC $V_{CCA}$ or ground current	$\pm 100$	mA
$I_{CCBn}$	DC $V_{CCBn}$ or ground current	$\pm 100$	mA
$P_D$	Power dissipation at $T_A = 70^\circ\text{C}$ <sup>(1)</sup>	400	mW
$T_{stg}$	Storage temperature	-65 to 150	$^\circ\text{C}$
$T_L$	Lead temperature (10 sec)	260	$^\circ\text{C}$

1. Derate above  $70^\circ\text{C}$  by 18.5 mW/C

**Table 7. Recommended operating conditions**

Symbol	Parameter	Value	Unit
$V_{CCA}$	Supply voltage	1.4 to 3.6	V
$V_{CCB1}$	Supply voltage	1.4 to 3.6	V
$V_{CCB2}$	Supply voltage	1.4 to 3.6	V
$V_I$	Input voltage (/IN1, /IN2, CMD-dir, DAT0-dir, DAT123-dir)	0 to $V_{CCA}$	V
$V_{I/OA}$	I/O voltage	0 to $V_{CCA}$	V
$V_{I/OBn}$	I/O voltage	0 to $V_{CCBn}$	V

**Table 7. Recommended operating conditions (continued)**

Symbol	Parameter	Value	Unit
$T_{op}$	Operating temperature	-40 to 85	°C
dt/dv	Input rise and fall time	0 to 10	ns/V

## 5 Electrical characteristics

**Table 8. DC specifications for  $V_{CCA}$**

Symbol	Parameter	Test conditions			Value				Unit	
		$V_{CCA}$ (V)	$V_{CCB}$ (V)		$T_A = 25^\circ C$		$-40 \text{ to } 85^\circ C$			
					Min	Max	Min	Max		
$V_{IH}$	High level input voltage	1.4 – 1.95	1.4 – 3.6		0.65 $V_{CCA}$		0.65 $V_{CCA}$		V	
		1.95 – 2.7			1.7		1.7			
		2.7 – 3.6			2.0		2.0			
$V_{IL}$	Low level input voltage	1.4 – 1.95	1.4 – 3.6			0.35 $V_{CCA}$		0.35 $V_{CCA}$	V	
		1.95 – 2.7				0.7		0.7		
		2.7 – 3.6				0.8		0.8		
$V_{OH}$	High level output voltage	1.4 – 3.6	1.4 – 3.6	$I_{OH} = -100 \mu A$ $I_{OH} = -1 mA$ $I_{OH} = -2 mA$ $I_{OH} = -4 mA$ $I_{OH} = -8 mA$ $I_{OH} = -8 mA$	$V_{CCA} - 0.1$		$V_{CCA} - 0.1$		V	
		1.4			1.20		1.20			
		1.65			1.40		1.40			
		2.7			2.30		2.30			
		3			2.45		2.45			
		3.6			3.05		3.05			
$V_{OL}$	Low level output voltage	1.4 – 3.6	1.4 – 3.6	$I_{OL} = 100 \mu A$ $I_{OL} = 1 mA$ $I_{OL} = 2 mA$ $I_{OL} = 4 mA$ $I_{OL} = 8 mA$ $I_{OL} = 8 mA$		0.10		0.10	V	
		1.4				0.20		0.20		
		1.65				0.25		0.25		
		2.7				0.40		0.40		
		3				0.55		0.55		
		3.6				0.55		0.55		
$I_{IA}$	Input leakage current per input channel	1.4 – 3.6	1.4 – 3.6	$V_{IA} = V_{CCA}$ or GND		$\pm 0.5$		$\pm 5$	$\mu A$	
$I_{DIR}$	Input leakage current per control input (DIR)	1.4 – 3.6	1.4 – 3.6	$V_{DIR} = V_{CCA}$ or GND		$\pm 0.1$		$\pm 2$	$\mu A$	

**Table 8. DC specifications for  $V_{CCA}$  (continued)**

Symbol	Parameter	Test conditions			Value				Unit	
		$V_{CCA}$ (V)	$V_{CCB}$ (V)		$T_A = 25^\circ C$		$-40 \text{ to } 85^\circ C$			
					Min	Max	Min	Max		
$I_{OZA}$	High impedance output leakage current	1.4-3.6	1.4 – 3.6	$V_{IA} = \text{GND to } 3.6 \text{ V}$ $V_{IBn} = \text{GND to } 3.6 \text{ V}$ $IN1, IN2 = V_{CCA} \text{ or } IN1, IN2 = \text{GND}$		$\pm 1.0$		$\pm 10$	$\mu\text{A}$	
$I_{OFF}$	Power off A-side I/O leakage current	0	0	$V_{IA} = 0 \text{ to } 3.6 \text{ V}$ $INn = 0, DIR=0$		$\pm 1.0$		$\pm 10$	$\mu\text{A}$	
$I_{CD}$	CD pin input leakage current	3.6	1.4 – 3.6	$V_{CD} = 0$		50		500	$\mu\text{A}$	
$I_{MS}$	MS pin input leakage current	3.6	1.4 – 3.6	$V_{MS} = 0$		50		500	$\mu\text{A}$	

- 1 All A-ports I/Os and control inputs are powered by  $V_{CCA}$ .
- 2 All Bn-ports I/Os are powered by  $V_{CCBn}$ .
- 3 There is no restriction on  $V_{CCA}$  or  $V_{CCBn}$ , either one can be greater than the other.

**Table 9. DC specification for  $V_{CCBn}$** 

Symbol	Parameter	Test conditions			Value				Unit	
		$V_{CCA}$ (V)	$V_{CCBn}$ (V)		$T_A = 25^\circ C$		$-40 \text{ to } 85^\circ C$			
					Min	Max	Min	Max		
$V_{IH}$	High level input voltage	1.4 – 3.6	1.4 – 1.95		0.65 $V_{CCBn}$		0.65 $V_{CCBn}$		V	
			1.95 – 2.7		1.7		1.7			
			2.7 – 3.6		2.0		2.0			
$V_{IL}$	Low level input voltage	1.4 – 3.6	1.4 – 1.95		0.35 $V_{CCBn}$		0.35 $V_{CCBn}$		V	
			1.95 – 2.7		0.7		0.7			
			2.7 – 3.6		0.8		0.8			
$V_{OH}$	High level output voltage	1.4 – 3.6	1.4 – 3.6	$I_{OH} = -100 \mu A$	$V_{CCBn^-}$ 0.1		$V_{CCBn^-}$ 0.1		V	
			1.4	$I_{OH} = -1 mA$	1.10		1.10			
			1.65	$I_{OH} = -2 mA$	1.20		1.20			
			2.7	$I_{OH} = -4 mA$	2.20		2.20			
			3.0	$I_{OH} = -8 mA$	2.30		2.30			
			3.6	$I_{OH} = -8 mA$	3.00		3.00			
$V_{OL}$	Low level output voltage	1.4 – 3.6	1.4 – 3.6	$I_{OL} = 100 \mu A$		0.20		0.20	V	
			1.4	$I_{OL} = 1 mA$		0.35		0.35		
			1.65	$I_{OL} = 2 mA$		0.45		0.45		
			2.7	$I_{OL} = 4 mA$		0.55		0.55		
			3.0	$I_{OL} = 8 mA$		0.70		0.70		
			3.6	$I_{OL} = 8 mA$		0.70		0.70		
$I_{IBn}$	Input leakage current per input channel	1.4 – 3.6	1.4 – 3.6	$V_{IBn} = V_{CCBn}$ or GND		$\pm 0.5$		$\pm 5$	$\mu A$	
$I_{OZBn}$	High impedance output leakage current	3.6	3.6	$V_{IA} = \text{GND to } 3.6 V$ $V_{IBn} = \text{GND to } 3.6$ $IN1,IN2 = V_{CCA}$ or $IN1,IN2 = \text{GND}$		$\pm 1.0$		$\pm 10$	$\mu A$	
$I_{OFF}$	Power off B-side I/O leakage current	0	0	$V_{IBn} = 0 \text{ to } 3.6 V$ $INn = 0$ , $DIR = 0$		$\pm 1.0$		$\pm 10$	$\mu A$	

**Table 10. DC quiescent current**

Symbol	Parameter	Test conditions				Value				Unit	
		$V_{CCA}$ (V)	$V_{CCB1}$ (V)	$V_{CCB2}$ (V)		$T_A = 25^\circ C$		$-40 \text{ to } 85^\circ C$			
						Min	Max	Min	Max		
$I_{CCA}$	Quiescent supply current for A-side	1.4 – 3.6	1.4 – 3.6	1.4 – 3.6	$V_{IA} = V_{CCA}$ or GND $V_{IBn} = V_{CCBn}$ or GND $V_{CD} = V_{MS} = V_{CCA}$		1		5	$\mu A$	
		1.4 – 3.6	0	1.4 – 3.6			1		5		
		1.4 – 3.6	1.4 – 3.6	0			1		5		
		1.4 – 3.6	0	0			1		5		
$I_{CCBn}$	Quiescent supply current for Bn-side	1.4 – 3.6	1.4 – 3.6	1.4 – 3.6	$V_{IA} = V_{CCA}$ or GND $V_{IBn} = V_{CCBn}$ or GND $V_{CD} = V_{MS} = V_{CCA}$		1		5	$\mu A$	
$I_{CCAZ}$	High impedance quiescent supply current for A-side	1.4 – 3.6	1.4 – 3.6	1.4 – 3.6	$IN1 = GND/V_{CCA}$ $IN2 = GND/V_{CCA}$		0.2		1	$\mu A$	
		1.4 – 3.6	1.4 – 3.6	1.4 – 3.6	$IN1 = V_{CCA}$ and $IN2 = GND$		0.5		2		
		1.4 – 3.6	1.4 – 3.6	1.4 – 3.6	$IN1 = GND$ and $IN2 = V_{CCA}$		0.5		2		

**Table 11. AC electrical characteristics** ( $f = 10 \text{ MHz}$ , 50% duty cycle<sup>(1)</sup>)  
 $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

Parameter		From (input)	To (output)	$V_{CCBn}=1.8 \text{ V} \pm 0.15 \text{ V}$		$V_{CCBn}=2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CCBn}=3.0 \text{ V} \pm 0.3 \text{ V}$		$V_{CCBn}=3.3 \text{ V} \pm 0.3 \text{ V}$		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
$t_{PLHAB}, t_{PHLAB}$	Propagation delay time from A to B ( $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	CMD.h	nCMD		9		6		5.5		5.5	ns
		CLK.h	nCLK		9		6		5.5		5.5	
		CLK.h	CLK-f		18		12		11		11	
		DATx.h	nDATx		9		6		5.5		5.5	
$t_{PLHBA}, t_{PHLBA}$	Propagation delay time from B to A ( $C_L = 7 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	nCMD	CMD.h		9		9		9		9	ns
		nDATx	DATx.h		9		9		9		9	
$t_{PZL}, t_{PZH}$	Output enable time ( $C_L = 7 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	A		22		22		22		22	ns
	Output enable time ( $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	Bn		22		22		22		22	
$t_{PLZ}, t_{PHZ}$	Output disable time ( $C_L = 7 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	A		33		33		33		33	ns
	Output disable time ( $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	Bn		33		33		33		33	
$t_{DIR, \text{enable}}$		DIR	A		8		8		8		8	ns
		DIR	B		9		9		9		9	
$t_{DIR, \text{disable}}$		DIR	A		7		7		7		7	ns
		DIR	B		8		8		8		8	
$t_{OSLH}, t_{OSH}$	Output to output skew time <sup>(2)</sup>				1		1		1		1	ns
$t_{CDLH}, t_{CDHL}$	Clock and data skew time				1		1		1		1	ns
$f_{\max}$	Clock	A	Bn		52		52		52		52	MHz
		Bn	A		52		52		52		52	
	Data	A	Bn		104		104		104		104	Mbps
		Bn	A		104		104		104		104	

- Refer to figure 4.
- Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either High or Low ( $t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSH} = |t_{PHLm} - t_{PHLn}|$ )

**Table 12.**  $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ 

Parameter		From (input)	To (output)	$V_{CCBn} = 1.8 \text{ V} \pm 0.15 \text{ V}$		$V_{CCBn} = 2.5\text{V} \pm 0.2\text{V}$		$V_{CCBn} = 3.0 \pm 0.3 \text{ V}$		$V_{CCBn} = 3.3 \text{ V} \pm 0.3\text{V}$		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
$t_{PLHAB}, t_{PHLAB}$	Propagation delay time from A to B ( $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	CMD.h	nCMD		8.5		5.5		5		5	ns
		CLK.h	nCLK		8.5		5.5		5		5	
		CLK.h	CLK-f		17		11		10		10	
		DATx.h	nDATx		8.5		5.5		5		5	
$t_{PLHBA}, t_{PHLBA}$	Propagation delay time from B to A ( $C_L = 7 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	nCMD	CMD.h		7		7		7		7	ns
		nDATx	DATx.h		7		7		7		7	
$t_{PZL}, t_{PZH}$	Output enable time ( $C_L = 7 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	A		15		15		15		15	ns
	Output enable time ( $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	Bn		15		15		15		15	
$t_{PLZ}, t_{PHZ}$	Output disable time ( $C_L = 7 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	A		22		22		22		22	ns
	Output disable time ( $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	Bn		22		22		22		22	
$t_{DIR, enable}$		DIR	A		7		7		7		7	ns
		DIR	B		8		8		8		8	
$t_{DIR, disable}$		DIR	A		5		5		5		5	ns
		DIR	B		6		6		6		6	
$t_{OSLH}, t_{OSH_L}$	Output to output skew time <sup>(1)</sup>				1		1		1		1	ns
$t_{CDLH}, t_{CDH_L}$	Clock and data skew time				1		1		1		1	ns
$f_{max}$	Clock	A	Bn		52		52		52		52	MHz
		Bn	A		52		52		52		52	
	Data	A	Bn		104		104		104		104	Mbp s
		Bn	A		104		104		104		104	

1. Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW ( $t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSH_L} = |t_{PHLm} - t_{PHLn}|$ )

**Table 13.**  $V_{CCA} = 2.5 \pm 0.2$  V

Parameter		From (input)	To (output)	$V_{CCBn}=1.8V \pm 0.15V$		$V_{CCBn}=2.5V \pm 0.2V$		$V_{CCBn}=3.0 \pm 0.3V$		$V_{CCBn}=3.3V \pm 0.3V$		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
$t_{PLHAB}, t_{PHLAB}$	Propagation delay time from A to B ( $C_L=15$ pF, $R_L=2$ kΩ)	CMD.h	nCMD		7.5		5		4.5		4.5	ns
		CLK.h	nCLK		7.5		5		4.5		4.5	
		CLK.h	CLK-f		15		10		9		9	
		DATx.h	nDATx		7.5		5		4.5		4.5	
$t_{PLHBA}, t_{PHLBA}$	Propagation delay time from B to A ( $C_L=7$ pF, $R_L=2$ kΩ)	nCMD	CMD.h		5		5		5		5	ns
		nDATx	DATx.h		5		5		5		5	
$t_{PZL}, t_{PZH}$	Output enable time ( $C_L=7$ pF, $R_L=2$ kΩ)	INn	A		11		11		11		11	ns
	Output enable time ( $C_L=15$ pF, $R_L=2$ kΩ)	INn	Bn		11		11		11		11	
$t_{PLZ}, t_{PHZ}$	Output disable time ( $C_L=7$ pF, $R_L=2$ kΩ)	INn	A		21		21		21		21	ns
	Output disable time ( $C_L=15$ pF, $R_L=2$ kΩ)	INn	Bn		21		21		21		21	ns
$t_{DIR, enable}$		DIR	A		5		5		5		5	ns
		DIR	B		6		6		6		6	
$t_{DIR, disable}$		DIR	A		5		5		5		5	ns
		DIR	B		6		6		6		6	
$t_{OSLH}, t_{OSHL}$	Output to output skew time <sup>(1)</sup>				1		1		1		1	ns
$t_{CDLH}, t_{CDHL}$	Clock and data skew time				1		1		1		1	ns
$f_{max}$	Clock	A	Bn		52		52		52		52	MHz
		Bn	A		52		52		52		52	
	Data	A	Bn		104		104		104		104	Mbps
		Bn	A		104		104		104		104	

1. Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW ( $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$ ,  $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$ )

**Table 14.**  $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 

Parameter		From	To	$V_{CCBn} = 1.8 \text{ V} \pm 0.15 \text{ V}$		$V_{CCBn} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CCBn} = 3.0 \pm 0.3 \text{ V}$		$V_{CCBn} = 3.3 \text{ V} \pm 0.3 \text{ V}$		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
$t_{PLHAB}, t_{PHLAB}$	Propagation delay time from A to B ( $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	CMD.h	nCMD		7		4.5		4.3		4.3	ns
		CLK.h	nCLK		7		4.5		4.3		4.3	
		CLK.h	CLK-f		14		9		8.6		8.6	
		DATx.h	nDATx		7		4.5		4.3		4.3	
$t_{PLHBA}, t_{PHLBA}$	Propagation delay time from B to A ( $C_L = 7 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	nCMD	CMD.h		4		4		4		4	ns
		nDATx	DATx.h		4		4		4		4	
$t_{PZL}, t_{PZH}$	Output enable time ( $C_L = 7 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	A		9		9		9		9	ns
	Output enable time ( $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	Bn		9		9		9		9	
$t_{PLZ}, t_{PHZ}$	Output disable time ( $C_L = 7 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	A		20		20		20		20	ns
	Output disable time ( $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$ )	INn	Bn		20		20		20		20	
$t_{DIR, enable}$		DIR	A		4		4		4		4	ns
		DIR	B		5		5		5		5	
$t_{DIR, disable}$		DIR	A		4		4		4		4	ns
		DIR	B		5		5		5		5	
$t_{OSLH}, t_{OSH_L}$	Output to output skew time <sup>(1)</sup>				1		1		1		1	ns
$t_{CDLH}, t_{CDH_L}$	Clock and data skew time				1		1		1		1	ns
$f_{max}$	Clock	A	Bn		52		52		52		52	MHz
		Bn	A		52		52		52		52	
	Data	A	Bn		104		104		104		104	Mbp s
		Bn	A		104		104		104		104	

1. Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW ( $t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSH_L} = |t_{PHLm} - t_{PHLn}|$ )

**Table 15. Output slew rate (f = 1 MHz, 50% duty cycle, C<sub>L</sub>=15 pF on Bn-side; C<sub>L</sub>=7 pF on A-side)**


Symbol	Parameter	From	To	Test condition T <sub>A</sub> = -40 to 85 °C		Unit	
				V <sub>CCA</sub> = 1.8 V ± 0.15V V <sub>CCBn</sub> = 3.0 V ± 0.3V			
				Min	Max		
t <sub>r</sub>	Rise time	10%	90%		3.5	ns	
t <sub>f</sub>	Fall time	10%	90%		3.5	ns	

**Table 16. Capacitance characteristics**

Symbol	Parameter	Test condition			Value					Unit	
		V <sub>CCA</sub> (V)	V <sub>CCBn</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C			
					Min	Typ	Max	Min	Max		
C <sub>INBn</sub>	Input capacitance	Open	Open			9				pF	
C <sub>I/OA</sub>	Input/output capacitance for A-side	1.8	3.0	f = 1 MHz V <sub>BIAS</sub> = 250 mV V <sub>PP</sub> = 500 mV		5				pF	
C <sub>I/OBn</sub>	Input/output capacitance for Bn-side	1.8	3.0	f = 1 MHz V <sub>BIAS</sub> = 250 mV V <sub>PP</sub> = 500 mV		11				pF	
C <sub>PD</sub>	Power dissipation capacitance	2.5	3.3	f = 10 MHz		29				pF	
		1.8	3.3			29					

## 6 Test circuit

**Figure 4. Test circuit**



**Table 17. Test circuit switches**

Test	$C_L$ (pF)		$R_L/R_1$ (kΩ)	Switch
	A-side	B-side		
$t_{PLH}, t_{PHL}$	7	15	2	Open
$t_{PZL}, t_{PLZ}$	7	15	2	$2 V_{CC}$
$t_{PZH}, t_{PHZ}$	7	15	2	GND

$R_T$  is the  $Z_{out}$  of the pulse generator, typically  $50\Omega$ .

**Table 18. Waveform symbol value**

Symbol	$V_{CC}$		
	3.0 to 3.6 V	2.3 to 2.7 V	1.65 to 1.95 V
$V_{IH}$	$V_{CC}$	$V_{CC}$	$V_{CC}$
$V_M$	1.5 V	$V_{CC}/2$	$V_{CC}/2$
$V_X$	$V_{OL} + 0.3$ V	$V_{OL} + 0.15$ V	$V_{OL} + 0.15$ V
$V_Y$	$V_{OH} - 0.3$ V	$V_{OH} - 0.15$ V	$V_{OH} - 0.15$ V




**Figure 5. Waveform - propagation delay (f = 1 MHz, 50% duty cycle)****Figure 6. Waveform - output enable/disable (f = 1 MHz, 50% duty cycle)**


Figure 7. Application block diagram



## 7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com).

**Figure 8.** μTFBGA package outline



**Table 19.**  $\mu$ TFBGA 36 mechanical data

Symbol	Millimeters		
	Min	Typ	Max
A	1	1.1	1.16
A1			0.25
A2	0.78		0.86
b	0.25	0.30	0.35
D	3.50	3.60	3.70
D1		2.50	
E	3.50	3.60	3.70
E1		2.50	
e		0.50	
F		0.55	

**Figure 9.** Recommended footprint







Figure 10. Carrier tape information



**Figure 11.** Reel dimensions**Table 20.** Reel dimensions

Tape width	N	W1	W2 max	C
12	$178 \pm 5$ mm	12.4 (+2,-0)	18.4	$13 \pm 0.25$

Figure 12. Reel information



## 8 Revision history

**Table 21. Document revision history**

Date	Revision	Changes
27-Mar-2008	1	Initial release.
18-Apr-2008	2	Minor text changes. Modified $f_{max}$ values in <a href="#">Table 11</a> , <a href="#">Table 12</a> , <a href="#">Table 13</a> and <a href="#">Table 14</a> .

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

