\multicolumn{4}{c}{REVISIONS}			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Changes in accordance with notice of revision 5962-R200-92. - ltg	92-07-21	Monica L. Poelking
B	Technical and editorial changes throughout. Add characterization for device class B, S, Q, and V. Add ground bounce and latch-up immunity characterization. Add 10.1 substitution statement.	93-01-15	Monica L. Poelking
C	Update the boilerplate to current requirements as specified in MIL-PRF-38535. Editorial changes throughout. – jak	06-07-12	Thomas M. Hess

REV																				
SHEET																				
REV	C	C	C	C	C	C	C													
SHEET	15	16	17	18	19	20	21													

REV STATUS	REV	C	C	C	C	C	C	C	C	C	C	C	C	C	C
OF SHEETS	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14

PMIC N/A	PREPARED BY Larry T. Gauder	**DEFENSE SUPPLY CENTER COLUMBUS** **COLUMBUS, OHIO 43218-3990** **http://www.dscc.dla.mil**

STANDARD MICROCIRCUIT DRAWING

THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE

AMSC N/A

CHECKED BY
William J. Johnson

APPROVED BY
Michael A. Frye

DRAWING APPROVAL DATE
89-02-13

REVISION LEVEL
C

MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON

SIZE A	CAGE CODE 67268	5962-87697

SHEET
1 OF   21

DSCC FORM 2233
APR 97

5962-E381-06

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes M, Q, and B) and space application (device classes S and V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of radiation hardness assurance (RHA) levels are reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:

5962	-	87697	01	M	R	A

| Federal stock class designator | RHA designator (see 1.2.1) | Device type (see 1.2.2) | Device class designator (see 1.2.3) | Case outline (see 1.2.4) | Lead finish (see 1.2.5) |

_____ _____/
V
Drawing number

1.2.1 <u>RHA designator</u>. Device classes B, S, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT377	Octal D-type flip-flop with clock enable, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
M	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
B, S, Q, or V	Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE **A**		**5962-87697**
		REVISION LEVEL C	SHEET **2**

DSCC FORM 2234
APR 97

1.3 Absolute maximum ratings. 1/ 2/

Supply voltage range (V_{CC}) .... -0.5 V dc to +6.0 V dc
DC input voltage range (V_{IN}) .... -0.5 V dc to V_{CC} + 0.5 V dc
DC output voltage range (V_{OUT}) .... -0.5 V dc to V_{CC} + 0.5 V dc
DC input diode current (I_{IK}) (0.0 V > V_{IN}, V_{IN} > V_{CC}) .... ±20 mA
DC output diode current (I_{OK}) (0.0 V > V_{OUT}, V_{OUT} > V_{CC}) .... ±20 mA
DC output current (per output) (I_{OUT}).. ±50 mA
DC V_{CC} or GND current (I_{CC}, I_{GND}) (per pin) .... ±400 mA
Storage temperature range (T_{STG}) .... -65°C to +150°C
Maximum power dissipation (P_D) .... 500 mW
Lead temperature (soldering, 10 seconds)... +300°C
Thermal resistance, junction-to-case (θ_{JC}) .... See MIL-STD-1835
Junction temperature (T_J) .... +175°C
Case operating temperature range (T_C)... -55°C to +125°C

1.4 Recommended operating conditions 1/ 2/ 3/

Supply voltage range (V_{CC}) .... +4.5 V dc to +5.5 V dc
Input voltage range (V_{IN}) .... 0.0 V to V_{CC}
Output voltage range (V_{OUT}).. 0.0 V to V_{CC}
Maximum low level input voltage (V_{IL}).. 0.8 V
Minimum high level input voltage (V_{IH})... 2.0 V
Case operating temperature range (T_C)... -55°C to +125°C
Maximum input rise or fall rate (t_r, t_f):
  (from V_{IN} = 0.8 V to 2.0 V, 2.0 V to 0.8 V) .... 125 mV/ns
Maximum high level output current (I_{IH}) .... -24 mA
Maximum low level output current (I_{IL}) .... 24 mA

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

2/ Unless otherwise noted, all voltages are referenced to GND.

3/ Unless otherwise specified, the values listed above shall apply over the full V_{CC} and T_C recommended operating range. For absolute maximum parameters, the limits shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

	SIZE		
STANDARD MICROCIRCUIT DRAWING	**A**		**5962-87697**
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 3

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

EIA/JEDEC Standard No. 78 - IC Latch-Up Test

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed
CMOS Devices

(Copies of these documents are available online at http://www.jedec.org or from the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

2.3   <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level C devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes B, S, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 <u>Logic diagram</u>. The logic diagram shall be as specified on figure 3.

3.2.5 <u>Ground bounce waveforms and test circuit</u>. The ground bounce waveforms and test circuit shall be as specified on figure 4.

3.2.6 <u>Switching waveforms and test circuit</u>. The switching waveforms and test circuit shall be as specified on figure 5.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range. Test conditions for these specified characteristics and limits are as specified in table I.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes B, S, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE **A**		**5962-87697**
		REVISION LEVEL C	SHEET **4**

3.6 Certificate of compliance. For device classes B, S, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes B, S, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes B, S, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-PRF-38535, appendix A).

3.11 Substitution. Substitution data shall be as indicated in appendix A herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87697
		REVISION LEVEL C	SHEET 5

DSCC FORM 2234
APR 97

TABLE I. Electrical performance characteristics.

Test and MIL-STD-883 test method 1/	Symbol	Test conditions 2/ -55°C ≤ T_C ≤ +125°C 4.5 V ≤ V_{CC} ≤ 5.5 V unless otherwise specified	Device type 3/ and device class	V_{CC}	Group A subgroups	Limits 4/		Unit
						Min	Max	
High level output voltage 3006	V_{OH1} 5/	For all inputs affecting output under test V_{IN} = V_{IH} or V_{IL} V_{IH} = 2.0 V V_{IL} = 0.8 V For all other inputs V_{IN} = V_{CC} or GND I_{OH} = -50 μA	All All	4.5 V	1, 2, 3	4.4		V
	V_{OH2}	For all inputs affecting output under test V_{IN} = V_{IH} or V_{IL} V_{IH} = 2.0 V V_{IL} = 0.8 V For all other inputs V_{IN} = V_{CC} or GND I_{OH} = -50 μA	All All	5.5 V	1, 2, 3	5.4		
	V_{OH3}	For all inputs affecting output under test V_{IN} = V_{IH} or V_{IL} V_{IH} = 2.0 V V_{IL} = 0.8 V For all other inputs V_{IN} = V_{CC} or GND I_{OH} = -24 mA	All All	4.5 V	1, 2, 3	3.7		
	V_{OH4} 5/	For all inputs affecting output under test V_{IN} = V_{IH} or V_{IL} V_{IH} = 2.0 V V_{IL} = 0.8 V For all other inputs V_{IN} = V_{CC} or GND I_{OH} = -24 mA	All All	5.5 V	1, 2, 3	4.7		
	V_{OH5} 6/	For all inputs affecting output under test V_{IN} = V_{IH} or V_{IL} V_{IH} = 2.0 V V_{IL} = 0.8 V For all other inputs V_{IN} = V_{CC} or GND I_{OH} = -50 mA	All All	5.5 V	1, 2, 3	3.85		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE **A**		**5962-87697**
		REVISION LEVEL C	SHEET **6**

TABLE I. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method 1/	Symbol	Test conditions 2/ -55°C ≤ T_C ≤ +125°C 4.5 V ≤ V_{CC} ≤ 5.5 V unless otherwise specified	Device type 3/ and device class	V_{CC}	Group A subgroups	Limits 4/		Unit
						Min	Max	
Low level output voltage 3007	V_{OL1} 5/	For all inputs affecting output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0$ V $V_{IL} = 0.8$ V For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50$ µA	All All	4.5 V	1, 2, 3		0.1	V
	V_{OL2}	For all inputs affecting output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0$ V $V_{IL} = 0.8$ V For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50$ µA	All All	5.5 V	1, 2, 3		0.1	
	V_{OL3}	For all inputs affecting output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0$ V $V_{IL} = 0.8$ V For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 24$ mA	All B, S, Q, V	4.5 V	1, 3		0.4	
					2		0.5	
			All M		1		0.4	
					2, 3		0.5	
	V_{OL4} 5/	For all inputs affecting output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0$ V $V_{IL} = 0.8$ V For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 24$ mA	All B, S, Q, V	5.5 V	1, 3		0.4	
					2		0.5	
			All M		1		0.4	
					2, 3		0.5	
	V_{OL5} 6/	For all inputs affecting output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0$ V $V_{IL} = 0.8$ V For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50$ mA	All All	5.5 V	1, 2, 3		1.65	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE **A**		**5962-87697**
		REVISION LEVEL C	SHEET **7**

DSCC FORM 2234
APR 97

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test and MIL-STD-883 test method 1/	Symbol	Test conditions 2/ $-55°C \leq T_C \leq +125°C$ $4.5\ V \leq V_{CC} \leq 5.5\ V$ unless otherwise specified	Device type 3/ and device class	V_{CC}	Group A subgroups	Limits 4/		Unit
						Min	Max	
Positive input clamp voltage 3022	V_{IC+}	For input under test I_{IN} = 1 mA	All B, S, Q, V	GND	1	0.4	1.5	V
Negative input clamp voltage 3022	V_{IC-}	For input under test I_{IN} = -1 mA	All B, S, Q, V	Open	1	-0.4	-1.5	V
Input current high 3010	I_{IH}	For input under test $V_{IN} = V_{CC}$ For all other inputs $V_{IN} = V_{CC}$ or GND	All B, S, Q, V	5.5 V	1		0.1	μA
					2		1.0	
			All M		1		0.1	
					2, 3		1.0	
Input current low 3009	I_{IL}	For input under test V_{IN} = GND For all other inputs $V_{IN} = V_{CC}$ or GND	All B, S, Q, V	5.5 V	1		-0.1	μA
					2		-1.0	
			All M		1		-0.1	
					2, 3		-1.0	
Input capacitance 3012	C_{IN}	See 4.4.1c $T_C = +25°C$	All All	GND	4		10.0	pF
Power dissipation capacitance 7/	C_{PD}	See 4.4.1c $T_C = +25°C$	All All	5.0 V	4		90.0	pF
Quiescent supply current delta, TTL input levels 3005	ΔI_{CC} 8/	For input under test $V_{IN} = V_{CC}$ - 2.1 V For all other inputs $V_{IN} = V_{CC}$ or GND	All B, S, Q, V	5.5 V	3		1.6	mA
					1, 2		1.0	
			All M		1, 2, 3		1.6	
Quiescent supply current, output high 3005	I_{CCH}	$\overline{CE}$ = GND For all other inputs $V_{IN} = V_{CC}$ or GND	All B, S, Q, V	5.5 V	1		2.0	μA
					2		40.0	
			All M		1		8.0	
					2, 3		160.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87697
		REVISION LEVEL C	SHEET 8

DSCC FORM 2234
APR 97

TABLE I. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method 1/	Symbol	Test conditions 2/ -55°C ≤ T_C ≤ +125°C 4.5 V ≤ V_{CC} ≤ 5.5 V unless otherwise specified	Device type 3/ and device class	V_{CC}	Group A subgroups	Limits 4/		Unit
						Min	Max	
Quiescent supply current, output low 3005	I_{CCL}	$\overline{CE}$ = GND For all other inputs $V_{IN} = V_{CC}$ or GND	All B, S, Q, V	5.5 V	1		2.0	µA
					2		40.0	
			All M		1		8.0	
					2, 3		160.0	
Low level ground bounce noise	V_{GBL} 9/	V_{LD} = 2.5 V I_{OL} = +24 mA See figure 4	All B, S, Q, V	4.5 V	4		2000	mV
High level ground bounce noise	V_{GBH} 9/	V_{LD} = 2.5 V I_{OL} = -24 mA See figure 4	All B, S, Q, V	4.5 V	4		2000	mV
Latch-up input/ output over-voltage	I_{CC} (O/V1) 10/	t_w ≥ 100 µs t_{cool} ≥ t_w 5 µs ≤ t_r ≤ 5 ms 5 µs ≤ t_f ≤ 5 ms V_{test} = 6.0 V V_{CCQ} = 5.5 V V_{over} = 10.5 V	All B, S, Q, V	5.5 V	2		200	mA
Latch-up input/ output positive over-current	I_{CC} (O/I1+) 10/	t_w ≥ 100 µs t_{cool} ≥ t_w 5 µs ≤ t_r ≤ 5 ms 5 µs ≤ t_f ≤ 5 ms V_{test} = 6.0 V V_{CCQ} = 5.5 V $I_{trigger}$ = +120 mA	All B, S, Q, V	5.5 V	2		200	mA
Latch-up input/ output negative over-current	I_{CC} (O/I1-) 10/	t_w ≥ 100 µs t_{cool} ≥ t_w 5 µs ≤ t_r ≤ 5 ms 5 µs ≤ t_f ≤ 5 ms V_{test} = 6.0 V V_{CCQ} = 5.5 V $I_{trigger}$ = -120 mA	All B, S, Q, V	5.5 V	2		200	mA
Latch-up supply over-voltage	I_{CC} (O/V2) 10/	t_w ≥ 100 µs t_{cool} ≥ t_w 5 µs ≤ t_r ≤ 5 ms 5 µs ≤ t_f ≤ 5 ms V_{test} = 6.0 V V_{CCQ} = 5.5 V V_{over} = 9.0 V	All B, S, Q, V	5.5 V	2		100	mA

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87697
		REVISION LEVEL C	SHEET 9

TABLE I. Electrical performance characteristics - Continued.

| Test and MIL-STD-883 test method 1/	Symbol	Test conditions 2/ -55°C ≤ T_C ≤ +125°C 4.5 V ≤ V_{CC} ≤ 5.5 V unless otherwise specified	Device type 3/ and device class	V_{CC}	Group A subgroups	Limits 4/ Min	Limits 4/ Max	Unit
Truth table test, output voltage 3014	11/	V_{IL} = 0.40 V V_{IH} = 2.40 V Verify output V_{OUT} See 4.4.1e	All All	4.5 V	7, 8	L	H	
			All M	5.5 V	7, 8	L	H	
Propagation delay time, CP to On 3003	t_{PHL}, t_{PLH} 12/ 13/	C_L = 50 pF minimum R_L = 500Ω See figure 5	All B, S, Q, V	4.5 V	9, 11	1.0	10.0	ns
					10	1.0	12.0	
			All M		9	1.0	10.0	
					10, 11	1.0	12.0	
Maximum operating frequency	f_{MAX}	C_L = 50 pF minimum R_L = 500Ω See figure 5 See 4.4.1f	All B, S, Q, V	4.5 V	9, 11	95		MHz
					10	85		
			All M		9	95		
					10, 11	85		
Input set-up time, data (high and low) to clock	t_{s1}	C_L = 50 pF minimum R_L = 500Ω See figure 5 See 4.4.1g	All B, S, Q, V	4.5 V	9, 11	5.5		ns
					10	7.0		
			All M		9	5.5		
					10, 11	7.0		
Input set-up time, clock enable (high and low) to clock	t_{s2}	C_L = 50 pF minimum R_L = 500Ω See figure 5 See 4.4.1g	All B, S, Q, V	4.5 V	9, 11	5.5		ns
					10	7.0		
			All M		9	5.5		
					10, 11	7.0		
Input hold time, data (high and low) from clock	t_{h1}	C_L = 50 pF minimum R_L = 500Ω See figure 5 See 4.4.1g	All All	4.5 V	9, 10, 11	1.0		ns
Input hold time, clock enable (high and low) from clock	t_{h2}	C_L = 50 pF minimum R_L = 500Ω See figure 5 See 4.4.1g	All All	4.5 V	9, 10, 11	1.0		ns
Clock pulse width (high and low)	t_w	C_L = 50 pF minimum R_L = 500Ω See figure 5 See 4.4.1g	All B, S, Q, V	4.5 V	9, 11	5.0		ns
					10	5.5		
			All M		9	5.0		
					10, 11	5.5		

See footnotes on next sheet.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-87697

REVISION LEVEL
C

SHEET
10

TABLE I. Electrical performance characteristics - Continued.

1/   For tests not listed in the referenced MIL-STD-883 (e.g. ΔI_{CC}), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.

2/   Each input/output, as applicable shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:

   a. V_{IC} (pos) tests, the GND terminal can be open. T_C = +25°C.

   b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. T_C = +25°C.

   c.   All I_{CC} and ΔI_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

3/   The word "All" in the device type and device class column, means limits for all device types and classes.

4/   For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.

5/   For device classes B and S, this test is guaranteed, if not tested, to the limits specified in table I.

6/   Transmission driving tests are performed at V_{CC} = 5.5 V dc with a 2 ms duration maximum. This test may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = 2.0 V or 0.8 V.

7/   Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption, P_D = (C_{PD} + C_L) (V_{CC} x V_{CC})f +(I_{CC} x V_{CC}) + (n x d x ΔI_{CC} x V_{CC}), and the dynamic current consumption, I_S = (C_{PD} + C_L)V_{CC}f + I_{CC} + n x d x ΔI_{CC}. For both P_D and I_S, n is the number of device inputs at TTL levels, f is the frequency of the input signal, and d is the duty cycle of the input signal.

8/   This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = V_{CC} - 2.1 V (alternate method). Classes B, S, Q, and V shall use the preferred method. When the test is performed using the alternate method, the maximum limits are equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method and limits are guaranteed.

9/   This test is for qualification only. Ground bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded (I_{OL} maximum and I_{OH} maximum = i.e., ±24 mA) and 50 pF of load capacitance (see figure 4). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse (t_r = t_f = 3.5 ns ±1.5 ns) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T oscilloscope probe with at least 1 MΩ impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (figure 4). The device inputs are then conditioned such that the output under test is at a high nominal V_{OH} level. The high level ground bounce measurement is then measured from nominal V_{OH} level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.

10/ See EIA/JEDEC Standard No. 78 for electrically induced latch-up test methods and procedures. The values listed for $I_{trigger}$ and V_{over} are to be accurate within ± 5 percent.

11/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H $\geq$ 2.5 V, L < 2.5 V; high inputs = 2.4 V and low inputs = 0.4 V. The input voltage levels have the allowable tolerances in accordance with MIL-STD-883 already incorporated.

12/ Device classes B and S are tested at V_{CC} = 4.5 V and T_C = +125°C for sample testing and at V_{CC} = 4.5 V and T_C = +25°C for screening. Other voltages of V_{CC} and temperatures are guaranteed, if not tested (see 4.4.1d).

13/ AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum ac limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87697
		REVISION LEVEL C	SHEET 11

DSCC FORM 2234
APR 97

Device type	All
Case outlines	R, S, and 2
Terminal number	Terminal symbol

Terminal number	Terminal symbol
1	$\overline{\text{CE}}$
2	O0
3	D0
4	D1
5	O1
6	O2
7	D2
8	D3
9	O3
10	GND
11	CP
12	O4
13	D4
14	D5
15	O5
16	O6
17	D6
18	D7
19	O7
20	V_{CC}

Terminal description	
Terminal symbol	Description
Dn (n = 0 to 7)	Data inputs
$\overline{\text{CE}}$	Synchronous clock enable control input (active low)
CP	Clock pulse timing input
On (n = 0 to 7)	Outputs (noninverting)

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87697
		REVISION LEVEL C	SHEET 12

Inputs			Outputs
$\overline{CE}$	Dn	CP	On
L	L	↑	L
L	H	↑	H
H	X	↑	NC
H	X	X	NC

L = Low voltage level
H = High voltage level
X = Irrelevant
↑ = Low-to-high transition of the clock
NC = No change

FIGURE 2. Truth table.

FIGURE 3. Logic diagram.

ACTIVE OUTPUTS

V_{OH}

V_{OL}

QUIET OUTPUT UNDER TEST

V_{GBL}

V_{OL}

LARGEST POSITIVE PEAK

V_{GBH}

V_{OH}

LARGEST NEGATIVE PEAK

$V_{LD} = 2.5$ V

52 Ω

1N914

TO DUT

154 Ω

50 pF

NOTE: Resistor and capacitor tolerances ±10%.

FIGURE 4. Ground bounce waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 14

DSCC FORM 2234
APR 97

NOTES:
1. C_L = 50 pF or equivalent (includes test jig and probe capacitance).
2. R_L = 500Ω or equivalent. R_T = 50Ω or equivalent.
3. Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V; PRR ≤ 10 MHz; t_r ≤ 3.0 ns, t_f ≤ 3.0 ns;
    duty cycle = 50 percent.
4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
5. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 15

4. VERIFICATION

4.1 Sampling and inspection. For device classes B, S, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. For device classes B, S, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device classes M, B, and S.

  a. Burn-in test, method 1015 of MIL-STD-883.

    (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

    (2) $T_A = +125°C$, minimum.

    (3) Delete the sequence specified in 3.1.10 through 3.1.14 of method 5004 and substitute the first seven test requirements of table II herein.

    (4) For device class M, unless otherwise specified, the requirements for device class B in method 1015 of MIL-STD-883 shall be followed.

    (5) Static burn-in device classes B and S, test condition A, test method 1015 of MIL-STD-883. Test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table I of method 1015 for device class B devices.

      (a) For static burn-in I, all inputs shall be connected to GND. Outputs may be open or connected to $V_{CC}/2 \pm 0.5$ V. Resistors R1 are optional on both inputs and open outputs, and required on outputs connected to $V_{CC}/2 \pm 0.5$ V. R1 = 220Ω to 47 kΩ.

      (b) For static burn-in II, all inputs shall be connected through the R1 resistors to V_{CC}. Outputs may be open or connected to $V_{CC}/2 \pm 0.5$ V. Resistors R1 are optional on open outputs, and required on outputs connected to $V_{CC}/2 \pm 0.5$ V. R1 = 220Ω to 47 kΩ.

      (c) V_{CC} = 5.5 V +0.5 V, -0.0 V.

    (6) Dynamic burn-in, device class B and S, test condition D, method 1015 of MIL-STD-883.

      (a) Input resistors = 220Ω to 2 kΩ $\pm 20\%$.

      (b) Output resistors = 220Ω $\pm 20\%$.

      (c) V_{CC} = 5.5 V + 0.5 V, -0.0 V.

      (d) The $\overline{CE}$ pin shall be connected through the resistors in parallel to GND. The clock input (CP) shall be connected through resistors to a clock pulse (CP1). The data pins (D) shall be connected through resistors to a clock pulse (CP2). Outputs shall be connected through the resistors to $V_{CC}/2 \pm 0.5$ V.

      (e) CP1, CP2 = 25 kHz to 1 MHz square wave; $f_{CP2} = f_{CP1}/2$; duty cycle = 50 $\pm 15\%$; V_{IH} = 4.5 V to V_{CC}, V_{IL} = 0 V ± 0.5 V; t_r, $t_f \leq$ 100 ns.

  b. Interim and final electrical test parameters shall be as specified in table II herein.

  c. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

STANDARD **MICROCIRCUIT DRAWING** DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE **A**			**5962-87697**	

SIZE		REVISION LEVEL	SHEET
A		C	**16**

TABLE II. Electrical test requirements.

Test requirements, MIL-STD-883 test method	Subgroups 1/ (in accordance with MIL-STD-883, method 5005, table I)	Subgroups 1/ (in accordance with MIL-PRF-38535, table III)			
	Device class M	Device class B 2/	Device class S 2/	Device class Q	Device class V
Interim electrical parameters, method 5004		1	1	1	1
Static burn-in I, method 1015 (See 4.2.1a)	3/	Not required	Required 4/	Not required	Required 4/
Interim electrical parameters, method 5004 (See 4.2.1b)			1 5/		1 5/
Static burn-in II, method 1015 (See 4.2.1a)	3/	Required 6/	Required 4/	Required 6/	Required 4/
Interim electrical parameters, method 5004 (See 4.2.1b)		1 2/ 5/	1 2/ 5/	1 2/ 5/	1 2/ 5/
Dynamic burn-in I, method 1015 (See 4.2.1a)	3/	Not required	Required 4/	Not required	Required 4/
Interim electrical parameters, method 5004 (See 4.2.1b)			1 5/		1 5/
Final electrical parameters, method 5004	1, 2, 3, 7, 8, 9 2/	1, 2, 7, 9 2/ 6/	1, 2, 7, 9 2/	1, 2, 3, 7, 8, 9, 10, 11 2/ 6/	1, 2, 3, 7,8, 9, 10, 11 2/
Group A test requirements, method 5005 (See 4.4.1)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group B end-point electrical parameters, method 5005 (See 4.4.2)			1, 2, 3, 7, 8, 9, 10, 11 5/		
Group C end-point electrical parameters, method 5005 (See 4.4.3)	1, 2, 3	1, 2 5/		1, 2, 3 5/	1, 2, 3, 7, 8, 9, 10, 11 5/
Group D end-point electrical parameters, method 5005 (See 4.4.4)	1, 2, 3	1, 2	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters, method 5005 (See 4.4.5)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9

1/ Blank spaces indicate tests are not applicable.

2/ PDA applies to subgroup 1 (see 4.2.3). For device classes S and V, PDA applies to subgroups 1 and 7 (see 4.2.3).

3/ The burn-in shall meet the requirements of 4.2.1a herein.

4/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1), in accordance with test method 5004 of MIL-STD-883. For pre-burn-in and interim electrical parameters, the read-and-record requirements are for delta measurements only.

5/ Delta limits shall be required only on table I, subgroup 1. The delta values shall be computed with reference to the previous interim electrical parameters. The delta limits are specified in table III.

6/ The device manufacturer may, at his option, either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias) or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the pre-burn-in electrical tests (first interim electrical parameters test in table II).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 17

DSCC FORM 2234
APR 97

TABLE III. Burn-in and operating life test, delta parameters (+25°C).

Parameter 1/	Symbol	Device types	Delta limits
Supply current	I_{CCH}, I_{CCL}	All	±100 nA

1/ These parameters shall be recorded before and after the
required burn-in and life tests to determine delta limits.

4.2.2 Additional criteria for device classes B, S, Q, and V.

a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

b. Interim and final electrical test parameters shall be as specified in table II herein.

c. Additional screening for device class V or S beyond the requirements of device class Q or B shall be as specified in MIL-PRF-38535, appendix B.

4.2.3 Percent defective allowable (PDA).

a. The PDA for class S or V devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.

b. Static burn-in I and II failures shall be cumulative for determining the PDA.

c. The PDA for class B or Q devices shall be in accordance with MIL-PRF-38535 for static burn-in. Dynamic burn-in is not required.

d. The PDA for class M devices shall be in accordance with MIL-PRF-38535, appendix A for static burn-in and dynamic burn-in.

e. Those devices whose measured characteristics, after burn-in, exceed the specified delta limits or electrical parameter limits specified in table I, subgroup 1, are defective and shall be removed from the lot. The verified number of failed devices times 100 divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA.

4.3 Qualification inspection for device classes B, S, Q, and V. Qualification inspection for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.4 Conformance inspection. Technology conformance inspection for classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87697
		REVISION LEVEL C	SHEET 18

4.4.1 Group A inspection.

   a.   Tests shall be as specified in table II herein.

   b.   Latch-up and ground bounce tests are required for device classes B, S, Q, and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up and ground bounce tests, test all applicable pins on five devices with zero failures.

   c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

   d.   For device classes B, S, Q, and V, subgroups 9 and 11 tests shall be measured only for initial qualification and after process or design changes which may affect dynamic performance.

   e.   For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For device classes B, S, Q, and V, subgroups 7 and 8 shall include verification of the functionality of the device.

   f.   For device classes M, B, S, Q, and V, f_{MAX} shall be measured only for initial qualification and after process or design changes which may affect the device frequency. Test all applicable pins on 22 devices with zero failures.

   g.   For device classes M, B, S, Q, and V, t_s, t_h, and t_w shall be guaranteed, if not tested, to the limits specified in table I.

4.4.2 Group B inspection. When applicable, the group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady steady-state life tests, the test circuit shall be maintained by the manufacturer and shall be made available to the acquiring or preparing activity upon request.

4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.3.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

   a.   Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

   b. T_A = +125°C, minimum.

   c.   Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.3.2 Additional criteria for device classes B, S, Q, and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.5 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

   a.   End-point electrical parameters shall be as specified in table II herein.

   b.   For device classes B, S, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

| STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990 | SIZE
A | | **5962-87697** |
| | | REVISION LEVEL
C | SHEET
19 |

DSCC FORM 2234
APR 97

c. RHA tests for device classes M, B, S, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes that may affect the RHA performance of the device.

   d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified   group A electrical parameters in table I for subgroups specified in table II herein.

   4.4.5.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization.

   4.4.5.1.1 <u>Accelerated aging test</u>. Accelerated aging shall be performed on classes M, B, S, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at $25°C \pm 5°C$. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

   4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows.

   4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

   5. PACKAGING

   5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535, for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.

   6. NOTES

   6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

   6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

   6.1.2 <u>Substitutability</u>. Device classes B and Q devices will replace device class M devices.

   6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

   6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMDs are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

   6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

   6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

   6.6 <u>Sources of supply</u>.

   6.6.1 <u>Sources of supply for device classes B, S, Q, and V</u>. Sources of supply for device classes B, S, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

   6.6.2 <u>Approved sources of supply for device classes M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE **A**		**5962-87697**
		REVISION LEVEL C	SHEET **20**

DSCC FORM 2234
APR 97

APPENDIX A

A.1. SCOPE

  A.1.1 Scope. This appendix contains the PIN substitution information to support the one part-one part number system. For new designs after the date of this document, the new PIN shall be used in lieu of the old PIN. For existing designs prior to the date of this document, the new PIN can be used in lieu of the old PIN. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance. The PIN substitution data shall be as follows.

  A.2. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

  A.3. SUBSTITUTION DATA

New PIN	Old PIN
5962-8769701MRA	5962-8769701RA
5962-8769701MSA	5962-8769701SA
5962-8769701M2A	5962-87697012A

	SIZE		
STANDARD **MICROCIRCUIT DRAWING** DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	**A**		**5962-87697**
		REVISION LEVEL C	SHEET **21**

DSCC FORM 2234
APR 97

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 06-07-12

Approved sources of supply for SMD 5962-87697 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962-8769701RA	3/	54ACT377DMQB
5962-8769701SA	3/	54ACT377FMQB
5962-87697012A	3/	54ACT377LMQB
5962-8769701MRA	27014	54ACT377DMQB
5962-8769701MSA	27014	54ACT377FMQB
5962-8769701M2A	3/	54ACT377LMQB
5962-8769701BRA	27014	JM54ACT377BRA
5962-8769701BSA	27014	JM54ACT377BSA
5962-8769701B2A	27014	JM54ACT377B2A
5962-8769701SRA	27014	JM54ACT377SRA
5962-8769701SSA	27014	JM54ACT377SSA
5962-8769701S2A	3/	JM54ACT377S2A

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

3/ Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.