
								F	REVISION	ONS										
LTR					[DESCR	IPTION	١					DA	ATE (YF	R-MO-E	DA)		APPF	ROVED	
Α	III, de	elta limi	type 02 ts. Upo oughou	date dr	awing t	CAGE to MIL-I	F8859 PRF-38). Add 3535 re	case o	utline X ents. E	. Add ditoria	table Il		02-10-25 Thomas M			nas M.	Hess		
В	Upda LTG	ate boile	erplate	paragra	aphs to	the cu	rrent M	IIL-PRF	F-3853	5 requir	ement	S		10-0	2-12		Thor	nas M.	Hess	
REV																				
REV SHEET																				
	В	В																		
SHEET	B 15	B 16																		
SHEET REV SHEET REV STATUS	15			REV			В	В	В	В	В	В	В	В	В	В	В	В	В	В
SHEET REV SHEET	15			SHE	ET		B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 8	B 9	B 10	B 11	B 12	B 13	B 14
SHEET REV SHEET REV STATUS	15			SHE	ET PAREC	D BY arcia B.	1	2			5	6 EFEN	7 SE SI	8 JPPL	9 Y CE I	10	11 COL	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO	NDAF	16		SHE	ET PAREC	arcia B.	1 . Kelleh	2			5	6 EFEN	7 SE SI	8	9 Y CE	10 NTER 0 432	11 COL 218-39	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO	15	16		SHE PREI	EET PARED Ma	BY Ray M	1 . Kelleh	2			5	6 EFEN	7 SE SI	8 JPPL IBUS,	9 Y CE	10 NTER 0 432	11 COL 218-39	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA	NDAF OCIRO AWIN	RD CUIT G	BLE	SHE PREI CHE	PAREC Ma CKED	BY Ray M BY D. R.	1 Kelleh	2 ner		4 MIC	5 DE	eFEN CC	SE SI DLUM http	8 UPPL BUS, 0://ww	9 Y CE OHIC	NTER D 432 CC.dla	11 2 COL 218-39 a.mil	12 .UMB 990	13	1
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA	NDAF OCIRC AWING NG IS A ISE BY A RTMEN NCIES C	RD CUIT G VAILAI ALL ITS OF THE	<u> </u>	SHE PREI	PAREC Ma CKED	BY Ray M	1 Kelleh	2 ner		MIC 8-IN REG	DE ROCIPUT GIST	EFEN CO CIRCU UNII ER M	JIT, EVERS	8 UPPLIBUS, 0://ww	Y CEI OHIC w.ds AL, A SHIFT IMON UTS,	NTER D 432 CC.dla ADVA F/ST(I PAR THR	COL 218-39 a.mil	12 .UMB 990 ED CN	us MOS,	1

DSCC FORM 2233 APR 97


1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classe Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following examples.

For device classes M and Q:



For device class V:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ACT299	8-input universal shift/storage register with common parallel I/O pins, TTL compatible inputs, three-state outputs
02	54ACT299	8-input universal shift/storage register with common parallel I/O pins, TTL compatible inputs, three-state outputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

<u>Device class</u>	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
Χ	See figure 1	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/2/

Supply voltage range (V _{CC})	0.5 V dc to +6.0 V dc
DC input voltage range (V _{IN})	0.5 V dc to V _{CC} + 0.5 V dc
DC output voltage range (V _{OUT})	0.5 V dc to V _{CC} + 0.5 V dc
DC input clamp current (I _{IK}) (V _{IN} <0.0 V or V _{IN} > V _{CC})	±20 mA
DC output clamp current (I_{OK}) (V_{IN} <0.0 V or V_{IN} > V_{CC})	±20 mA
Continuous output current (I _{OUT}) (V _{OUT} = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation (P _D)	500 mW
Storage temperature range (T _{STG})	65°C to +150°C
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T _J)	+175°C <u>3</u> /

1.4 Recommended operating conditions. 2/4/

Supply voltage range (V_{CC})	.0 V dc to V _{CC} .0 V dc to V _{CC}
V _{CC} = 4.5 V to 5.5 V	0.0 to 8 ns/V
Minimum setup time, Sn to CP (t _s):	
Device types 01, 02, T _C = +25°C, V _{CC} = 4.5 V	ns
Device types 01, 02, T _C = -55°C to +125°C, V _{CC} = 4.5 V	ns
Minimum hold time, Sn to CP (th):	
Device types 01, 02, T _C = +25°C, V _{CC} = 4.5 V	ns
Device types 01, 02, $T_C = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5 \text{ V}$	ns
Minimum setup time, I/On to CP (t _s):	
Device types 01, 02, $T_C = +25^{\circ}C$, $V_{CC} = 4.5 \text{ V}$	ns
Device types 01, 02, $T_C = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5 \text{ V}$	ns
Minimum hold time, I/On to CP (t _h):	
Device types 01, 02, T _C = +25°C, V _{CC} = 4.5 V	
Device types 01, 02, $T_C = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5 \text{ V} \dots 1.5$	ns

^{4/} Unless otherwise specified, the values listed above shall apply over the full V_{CC} and T_C recommended operating range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.
3/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

1.4 Recommended operating conditions - Continued.

Minimum setup time, DSn to CP (t _s):	
Device types 01, 02, T _C = +25°C, V _{CC} = 4.5 V	4.5 ns
Device types 01, 02, $T_C = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5 \text{ V}$	5.5 ns
Minimum hold time, DSn to CP (t _h):	
Device types 01, 02, T _C = +25°C, V _{CC} = 4.5 V	
Device types 01, 02, $T_C = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5 \text{ V}$	1.5 ns
Minimum pulse width, CP (t _w):	
Device types 01, 02, $T_C = +25^{\circ}C$, $V_{CC} = 4.5 \text{ V}$	
Device types 01, 02, $T_C = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5 \text{ V}$	5.0 ns
Minimum pulse width, \overline{MR} (t _w):	
Device types 01, 02, T _C = +25°C, V _{CC} = 4.5 V	
Device types 01, 02, $T_C = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5 \text{ V}$	5.0 ns
Minimum recovery time, \overline{MR} to CP (t_{rec}):	
Device types 01, 02, T _C = +25°C, V _{CC} = 4.5 V	1.5 ns
Device types 01, 02, $T_C = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5 \text{ V}$	1.5 ns
Maximum frequency (f _{max}):	
Device types 01, 02, T _C = +25°C, V _{CC} = 4.5 V	95 MHz
Device types 01, 02, $T_C = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5 \text{ V}$	95 MHz

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 4

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 3.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 40 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 5

Test and	Symbol		Device	V _{CC}	Group A	Limits 4/		Unit
MIL-STD-883 test method <u>1</u> /		$\label{eq:continuous} \begin{array}{l} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ +4.5 \text{ V} \leq V_{CC} \leq +5.5 \text{ V} \\ \text{unless otherwise specified} \end{array}$	type <u>3</u> / and device class		subgroups	Min	Max	
Positive input clamp voltage 3022	V _{IC+}	For input under test, I _{IN} = 1.0 mA	All V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V _{IC} -	For input under test, I _{IN} = -1.0 mA	All V	Open	1	-0.4	-1.5	V
High level output voltage	V _{он} <u>5</u> /	$V_{IN} = V_{IH}$ minimum or V_{IL} maximum	All All	4.5 V	1, 2, 3	4.4		V
3006		I _{OH} = -50 μA	All All	5.5 V	1, 2, 3	5.4		
		V _{IN} = V _{IH} minimum or V _{IL} maximum	All All	4.5 V	1, 2, 3	3.70		
		I _{OH} = -24 mA	All All	5.5 V	1, 2, 3	4.70		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -50$ mA	AII AII	5.5 V	1, 2, 3	3.85		
Low level output voltage	V _{OL} <u>5</u> /	V _{IN} = V _{IH} minimum or V _{IL} maximum	All All	4.5 V	1, 2, 3		0.1	V
3007		I _{OL} = +50 μA	All All	5.5 V	1, 2, 3		0.1	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum	All All	4.5 V	1, 2, 3		0.50	
		I _{OL} = +24 mA	All All	5.5 V	1, 2, 3		0.50	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = +50$ mA	AII AII	5.5 V	1, 2, 3		1.65	
High level input voltage	V _{IH} <u>6</u> /		AII AII	4.5 V and 5.5 V	1, 2, 3	2.0		V
Low level input voltage	V _{IL} <u>6</u> /		All All	4.5 V and 5.5 V	1, 2, 3		0.8	V
Input leakage current low 3009	I _{IL}	V _{IN} = 0.0 V	All All	5.5 V	1, 2, 3		-1.0	μА
Input leakage current high 3010	Іін	V _{IN} = 5.5 V	All All	5.5 V	1, 2, 3		1.0	μА
Quiescent supply Current delta, TTL input levels 3005	Δl _{CC} <u>7</u> /	For input under test, $V_{IN} = V_{CC} - 2.1 \text{ V}$ For all other inputs, $V_{IN} = V_{CC} \text{ or GND}$	AII AII	5.5 V	1, 2, 3		1.6	mA

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

Test and MIL-STD-883	Symbol	Test conditions $\underline{2}$ / -55°C \leq T _C \leq +125°C	Device type 3/	Vcc	Group A subgroups	Limi	ts <u>4</u> /	Unit
test method 1/		+4.5 V ≤ V _{CC} ≤ +5.5 V unless otherwise specified	and device class		casgroupo	Min	Max	-
Quiescent supply current	I _{CCH}	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0.0 \text{ V}$	All All	5.5 V	1, 2, 3		160	μΑ
3005	I _{CCL}		All All	5.5 V	1, 2, 3		160	
	I _{CCZ}		All All	5.5 V	1, 2, 3		160	
Off-state output leakage current high 3021	I _{OZH}	$V_{IN} = V_{CC}$ or GND $V_{OUT} = 5.5 \text{ V or } 0.0 \text{ V}$	All All	5.5 V	1, 2, 3		10	μА
Off-state output leakage current low 3020	I _{OZL}		All All	5.5 V	1, 2, 3		-10	
Input capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C	All All	5.0 V	4		8.0	pF
Power dissipation capacitance	C _{PD} <u>8</u> /	See 4.4.1c T _C = +25°C, f = 1 MHz	AII AII	5.0 V	4		350	pF
Functional tests	<u>9</u> /	See 4.4.1b	All	4.5 V	7, 8	L	Н	
3014		$V_{IN} = V_{IH}$ or V_{IL} Verify output V_{OUT}	All	5.5 V	7, 8	L	Н	
Propagation delay	t _{PHL1}	$C_L = 50 \text{ pF minimum}$	All	4.5 V	9	1.0	13.5	ns
time, CP to Q0 or Q7	<u>10</u> /	$R_L = 500\Omega$ See figure 5	All		10, 11	1.0	16.0	
3003	t _{PLH1}	9	AII AII	4.5 V	9	1.0	12.5	
	<u>10</u> /		All		10, 11	1.0	15.5	
Propagation delay time, CP to I/On	t _{PHL2}	C _L = 50 pF minimum	AII AII	4.5 V	9	1.0	15.0	ns
3003	<u>10</u> /	$R_L = 500\Omega$ See figure 5	All		10, 11	1.0	18.0	
	t _{PLH2}	3	AII AII	4.5 V	9	1.0	12.5	
	<u>10</u> /		All		10, 11	1.0	15.0	
Propagation delay	t _{PHL3}	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	AII AII	4.5 V	9	1.0	15.0	ns
time, MR to Q0 or Q7 3003	<u>10</u> /	See figure 5	All		10, 11	1.0	18.0	
Propagation delay	t _{PHL4}	C _L = 50 pF minimum	All	4.5 V	9	1.0	14.5	ns
time, MR to I/On 3003	<u>10</u> /	$R_L = 500\Omega$ See figure 5	All		10, 11	1.0	17.5	
Propagation delay	t _{PZH}	C _L = 50 pF minimum	All	4.5 V	9	1.0	12.0	ns
time, output enable, OEn to I/On	<u>10</u> /	$R_L = 500\Omega$ See figure 5	All		10, 11	1.0	14.0	
3003	t _{PZL}	230 119410 0	All	4.5 V	9	1.0	12.0	
	<u>10</u> /		All		10, 11	1.0	14.5	
Propagation delay time, output disable,	t _{PHZ} <u>10</u> /	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	AII AII	4.5 V	9	1.0	12.5	ns
OEn to I/On		See figure 5		4511	10, 11	1.0	14.5	-
3003	t _{PLZ} 10/		AII AII	4.5 V	9 10, 11	1.0	11.5 14.0	-

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

STANDARD

MICROCIRCUIT DRAWING

TABLE I. <u>Electrical performance characteristics</u> - Continued.

- 2/ Each input/output, as applicable shall be tested at the specified temperature for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
 - a. V_{IC} (pos) tests, the GND terminal can be open. $T_C = +25^{\circ}C$.
 - b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. $T_C = +25^{\circ}C$.
 - c. All I_{CC} and ΔI_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ The word "All" in the device type and device class column, means limits for all device types and device classes.
- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 5/ The V_{OH} and V_{OL} tests shall be tested at V_{CC} = 4.5 V. The V_{OH} and V_{OL} tests are guaranteed, if not tested, for V_{CC} =5.5 V. Limits shown apply to operation at V_{CC} = 5.0 V \pm 0.5 V. Transmission driving tests are performed at V_{CC} = 5.5 V with a 2 ms duration maximum.
- 6/ The V_{IH} and V_{IL} tests are not required if applied as forcing functions for V_{OH} and V_{OL} tests.
- \overline{Z}' This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC}$ -2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method and limits are guaranteed.
- 8/ Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption (P_D) and dynamic current consumption (I_S). Where:

 $P_{D} = (C_{PD} + C_{L}) \; (V_{CC} \; x \; V_{CC}) f + (I_{CC} \; x \; V_{CC}) + (n \; x \; d \; x \; \Delta I_{CC} \; x \; V_{CC}). \label{eq:pd}$


 $I_{S} = (C_{PD} + C_{L})V_{CC}f + I_{CC} + (n \ x \ d \ x \ \Delta I_{CC}).$


For both P_D and I_S , n is the number of device inputs at TTL levels, f is the frequency of the input signal, d is the duty cycle of the input signal, and C_L is the external output load capacitance.

- 9/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H ≥ 2.5 V, L < 2.5 V; high inputs = 2.4 V and low inputs = 0.4 V. The input voltage levels have the allowable tolerances in accordance with MIL-STD-883 already incorporated.
 </p>
- $\underline{10}$ / AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum ac limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 8







Dimensions					
Symbol	Inch	es	Millim	eters	
	Min	Max	Min	Max	
Α	.045	.085	1.14	2.16	
b	.015	.019	0.38	0.48	
С	.003	.006	0.076	0.152	
D	.505	.515	12.83	13.08	
Е	.275	.285	6.99	7.24	
е	.045	.055	1.14	1.40	
L	.250	.370	6.35	9.39	
Q	.010		0.25		
N	20		20	0	

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 9

Device types	01 and 02
Case outlines	R, S, X, and 2
Terminal number	Terminal symbol
1	S0
2	OE1
3	OE2
4	I/O6
5	I/O4
6	I/O2
7	I/O0
8	Q0
9	MR
10	GND
11	DS0
12	СР
13	I/O1
14	I/O3
15	I/O5
16	I/O7
17	Q7
18	DS7
19	S1
20	V _{CC}


FIGURE 2. Terminal connections.

		Ir	nputs			Response
MR	S1	S0	СР	OE1	OE2	
L	Χ	L	Х	L	L	Asynchronous reset;
L	L	Χ	X	L	L	Q0 - Q7 = LOW
L	Н	Н	X	Х	Χ	
Н	Н	Η	↑	Х	Х	Parallel load I/On to Qn
Н	L	Н	↑	L	L	Shift right; DS0 to Q0, Q0 to Q1 etc.
Н	Н	L	↑	L	L	Shift left; DS7 to Q7, Q7 to Q6 etc.
Н	L	L	Х	L	L	Hold

H = High voltage level
L = Low voltage level
X = Irrelevant
↑ = Low to high transition of the clock

FIGURE 3. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10







FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 12



DEVICE UNDER TEST

cL \$ RL

NOTES:

1. Preferred method:

When measuring t_{PHZ} and t_{PZH}: V_{TEST}= GND When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 2 \text{ X } V_{CC}$ When measuring t_{PLH} and t_{PHL} : $V_{TEST} = open$

Alternate method:

When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 2 X V_{CC}$

When measuring t_{PHZ} , t_{PZH} , t_{PLH} and t_{PHL} : V_{TEST} = open

2. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).

 v_{IN}

\$R_T

PULSE GENERATOR

- 3. $R_T = 50\Omega$ or equivalent. $R_L = 500\Omega$ or equivalent.
- 4. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3 ns; $t_f \leq$ 3 ns; duty cycle = 50 percent.
- 5. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 6. Outputs are measured one at a time with one output per measurement.

FIGURE 5. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 13

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 14

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ PDA applies to subgroup 1.
- 2/ PDA applies to subgroups 1, 7, and deltas.
- 3/ Delta limits as specified in table III shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

TABLE III. Burn-in and operating life test, delta parameters (+25°C).

Parameter 1/	Symbol	Device type	Delta Limits
Quiescent supply current	I _{CCH,} I _{CCL} , I _{CCZ}	01	±100 nA <u>2</u> /
		02	±300 nA
Supply current delta	Δl _{CC}	02	±0.4 mA
Input current low level	I _{IL}	02	±20 nA
Input current high level	I _{IH}	02	±20 nA
Output voltage low level (I _{OL} = +24 mA, V _{CC} = 5.5 V)	V _{OL}	02	±0.04 V
Output voltage high level (I _{OH} = -24 mA, V _{CC} = 5.5 V)	V _{OH}	02	±0.20 V

- 1/ These parameters shall be recorded before and after the required burn-in and life tests to determine delta limits.
- 2/ The limit may not be production tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88771
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 15

- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-88771
		REVISION LEVEL B	SHEET 16

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 10-02-12

Approved sources of supply for SMD 5962-88771 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8877101RA	0C7V7	54ACT299DMQB
5962-8877101SA	0C7V7	54ACT299FMQB
5962-88771012A	0C7V7	54ACT299LMQB
5962-8877102XA	<u>3</u> /	54ACT299K02Q
5962-8877102XC	<u>3</u> /	54ACT299K01Q
5962-8877102VXA	<u>3</u> /	54ACT299K02V
5962-8877102VXC	<u>3</u> /	54ACT299K01V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE <u>number</u> Vendor name and address

0C7V7

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.