

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B**
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004


- Very Low Power Consumption
- Typical Supply Current . . . 200 μ A (Per Amplifier)
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Common-Mode Input Voltage Range Includes V_{CC+}

- Output Short-Circuit Protection
- High Input Impedance . . . JFET-Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate . . . 3.5 V/ μ s Typ

TL061, TL061A . . . D, P, OR PS PACKAGE

TL061B . . . P PACKAGE

(TOP VIEW)




TL062 . . . D, JG, P, PS, OR PW PACKAGE

TL062A . . . D, P, OR PS PACKAGE

TL062B . . . D OR P PACKAGE


(TOP VIEW)



TL064 . . . D, J, N, NS, PW, OR W PACKAGE

TL064A, TL064B . . . D OR N PACKAGE


(TOP VIEW)



NC – No internal connection


TL062 . . . FK PACKAGE

(TOP VIEW)



TL064 . . . FK PACKAGE

(TOP VIEW)



description/ordering information

The JFET-input operational amplifiers of the TL06 series are designed as low-power versions of the TL08 series amplifiers. They feature high input impedance, wide bandwidth, high slew rate, and low input offset and input bias currents. The TL06 series features the same terminal assignments as the TL07 and TL08 series. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in an integrated circuit.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C, and the M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

description/ordering information (continued)

ORDERING INFORMATION

TA	V _{IOMAX} AT 25°C	PACKAGE ^T		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	15 mV	PDIP (P)	Tube of 50	TL061CP	TL061CP
				TL062CP	TL062CP
		PDIP (N)	Tube of 25	TL064CN	TL064CN
		SOIC (D)	Tube of 75	TL061CD	TL061C
			Reel of 2500	TL061CDR	
			Tube of 75	TL062CD	TL062C
			Reel of 2500	TL062CDR	
			Tube of 50	TL064CD	TL064C
			Reel of 2500	TL064CDR	
		SOP (PS)	Reel of 2000	TL061CPSR	T061
			Reel of 2000	TL062CPSR	T062
		SOP (NS)	Reel of 2000	TL064CNSR	TL064
		TSSOP (PW)	Tube of 150	TL062CPW	T062
			Reel of 2000	TL062CPWR	
			Tube of 90	TL064CPW	T064
			Reel of 2000	TL064CPWR	
0°C to 70°C	6 mV	PDIP (P)	Tube of 50	TL061ACP	TL061ACP
				TL062ACP	TL062ACP
		PDIP (N)	Tube of 25	TL064ACN	TL064ACN
		SOIC (D)	Tube of 75	TL061ACD	061AC
			Reel of 2500	TL061ACDR	
			Tube of 75	TL062ACD	062AC
			Reel of 2500	TL062ACDR	
			Tube of 50	TL064ACD	TL064AC
			Reel of 2500	TL064ACDR	
		SOP (PS)	Reel of 2000	TL061ACPSR	T061A
			Reel of 2000	TL062ACPSR	T062A
		3 mV	PDIP (P)	TL061BCP	TL061BCP
				TL062BCP	TL062BCP
			PDIP (N)	Tube of 25	TL064BCN
			SOIC (D)	Tube of 75	TL062BCD
				Reel of 2500	TL062BCDR
				Tube of 50	TL064BCD
				Reel of 2500	TL064BCDR

^T Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B**
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

description/ordering information (continued)

ORDERING INFORMATION (continued)


TA	V_{IO} MAX AT 25°C	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
−40°C to 85°C	6 mV	PDIP (P)	Tube of 50	TL061IP	TL061IP
			Tube of 25	TL062IP	TL062IP
		SOIC (D)	Tube of 75	TL061ID	TL061I
			Reel of 2000	TL061IDR	
			Tube of 75	TL062ID	TL062I
			Reel of 2000	TL062IDR	
			Tube of 50	TL064ID	TL064I
			Reel of 2500	TL064IDR	
		CDIP (JG)		Tube of 50	TL062MJG
				Tube of 55	TL062MFK
				Tube of 25	TL064MJ
				Tube of 150	TL064MW
		LCCC (FK)		Tube of 55	TL064MFK
		CFP (W)			

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

symbol (each amplifier)



schematic (each amplifier)



C1 = 10 pF on TL061, TL062, and TL064
Component values shown are nominal.

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B**
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

	TL06_C TL06_AC TL06_BC	TL06_I	TL06_M	UNIT
Supply voltage, V_{CC+} (see Note 1)	18	18	18	V
Supply voltage, V_{CC-} (see Note 1)	-18	-18	-18	V
Differential input voltage, V_{ID} (see Note 2)	± 30	± 30	± 30	V
Input voltage, V_I (see Notes 1 and 3)	± 15	± 15	± 15	V
Duration of output short circuit (see Note 4)	Unlimited	Unlimited	Unlimited	
Package thermal impedance, θ_{JA} (see Notes 5 and 6)	D (8-pin) package	97	97	°C/W
	D (14-pin) package	86	86	
	N package	80	80	
	NS package	76	76	
	P package	85	85	
	PS package	95	95	
	PW (8-pin) package	149	149	
	PW (14-pin) package	113	113	
Package thermal impedance, θ_{JC} (see Notes 7 and 8)	FK package		5.61	°C/W
	J package		15.05	
	JG package		14.5	
	W package		14.65	
Operating virtual junction temperature, T_J	150	150	150	°C
Case temperature for 60 seconds	FK package		260	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J, JG, U, or W package		300	°C
Lead temperature 1.6 mm (1/6 inch) from case for 10 seconds	D, N, NS, P, PS, or PW package	260	260	°C
Storage temperature range, T_{STG}		-65 to 150	-65 to 150	-65 to 150 °C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values except differential voltages are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The magnitude of the input voltage should never exceed the magnitude of the supply voltage or 15 V, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
 5. Maximum power dissipation is a function of $T_J(\max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(\max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 6. The package thermal impedance is calculated in accordance with JESD 51-7.
 7. Maximum power dissipation is a function of $T_J(\max)$, θ_{JC} , and T_C . The maximum allowable power dissipation at any allowable case temperature is $P_D = (T_J(\max) - T_C)/\theta_{JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 8. The package thermal impedance is calculated in accordance with MIL-STD-883.

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

electrical characteristics, $V_{CC} \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	TL061C TL062C TL064C			TL061AC TL062AC TL064AC			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0$, $R_S = 50 \Omega$	$T_A = 25^\circ C$	3	15	3	6	mV	
		$T_A = \text{Full range}$		20		7.5		
$\alpha_{V_{IO}}$ Temperature coefficient of input offset voltage	$V_O = 0$, $R_S = 50 \Omega$, $T_A = \text{Full range}$		10		10		$\mu V/^\circ C$	
I_{IO} Input offset current	$V_O = 0$	$T_A = 25^\circ C$	5	200	5	100	pA	
		$T_A = \text{Full range}$		5		3		
I_{IB} Input bias current [‡]	$V_O = 0$	$T_A = 25^\circ C$	30	400	30	200	pA	
		$T_A = \text{Full range}$		10		7		
V_{ICR} Common-mode input voltage range	$T_A = 25^\circ C$		-12 ±11 to 15		-12 ±11 to 15		V	
V_{OM} Maximum peak output voltage swing	$R_L = 10 k\Omega$, $T_A = 25^\circ C$	± 10	±13.5		±10	±13.5	V	
		$R_L \geq 10 k\Omega$,	$T_A = \text{Full range}$	±10		±10		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10 V$, $R_L \geq 10 k\Omega$	$T_A = 25^\circ C$	3	6	4	6	V/mV	
		$T_A = \text{Full range}$		3		4		
B_1 Unity-gain bandwidth	$R_L = 10 k\Omega$, $T_A = 25^\circ C$		1		1		MHz	
r_i Input resistance	$T_A = 25^\circ C$		10 ¹²		10 ¹²		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\min}$, $V_O = 0$, $R_S = 50 \Omega$, $T_A = 25^\circ C$	70	86		80	86	dB	
kSVR Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{CC} = \pm 9 V$ to $\pm 15 V$, $V_O = 0$, $R_S = 50 \Omega$, $T_A = 25^\circ C$	70	95		80	95	dB	
P_D Total power dissipation (each amplifier)	$V_O = 0$, No load	$T_A = 25^\circ C$	6	7.5	6	7.5	mW	
I_{CC} Supply current (each amplifier)	$V_O = 0$, No load	$T_A = 25^\circ C$	200	250	200	250	μA	
V_{O1}/V_{O2} Crosstalk attenuation	$A_{VD} = 100$, $T_A = 25^\circ C$		120		120		dB	

[†]All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for T_A is $0^\circ C$ to $70^\circ C$ for TL06_C, TL06_AC, and TL06_BC and $-40^\circ C$ to $85^\circ C$ for TL06_I.

[‡]Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 15. Pulse techniques are used to maintain the junction temperature as close to the ambient temperature as possible.



**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B**
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

electrical characteristics, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	TL061BC TL062BC TL064BC			TL061I TL062I TL064I			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_O = 0$, $R_S = 50 \Omega$	$T_A = 25^\circ C$	2	3	3	6	mV		
		$T_A = \text{Full range}$		5		9			
$\alpha_{V_{IO}}$ Temperature coefficient of input offset voltage	$V_O = 0$, $R_S = 50 \Omega$, $T_A = \text{Full range}$	10			10			$\mu V/^\circ C$	
I_{IO} Input offset current	$V_O = 0$	$T_A = 25^\circ C$	5	100	5	100	pA		
		$T_A = \text{Full range}$		3		10	nA		
I_{IB} Input bias current [‡]	$V_O = 0$	$T_A = 25^\circ C$	30	200	30	200	pA		
		$T_A = \text{Full range}$		7		20	nA		
V_{ICR} Common-mode input voltage range	$T_A = 25^\circ C$	-12 ± 11 to 15			-12 ± 11 to 15			V	
V_{OM} Maximum peak output voltage swing	$R_L = 10 k\Omega$, $T_A = 25^\circ C$	± 10 ± 13.5		± 10 ± 13.5		V			
	$R_L \geq 10 k\Omega$, $T_A = \text{Full range}$	± 10		± 10					
AVD Large-signal differential voltage amplification	$V_O = \pm 10 V$, $R_L \geq 10 k\Omega$	$T_A = 25^\circ C$	4	6	4	6	V/mV		
		$T_A = \text{Full range}$		4		4			
B_1 Unity-gain bandwidth	$R_L = 10 k\Omega$, $T_A = 25^\circ C$	1			1			MHz	
r_i Input resistance	$T_A = 25^\circ C$	10^{12}			10^{12}			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\min}$, $V_O = 0$, $R_S = 50 \Omega$, $T_A = 25^\circ C$	80	86		80	86		dB	
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC} = \pm 9 V$ to $\pm 15 V$, $V_O = 0$, $R_S = 50 \Omega$, $T_A = 25^\circ C$	80	95		80	95		dB	
P_D Total power dissipation (each amplifier)	$V_O = 0$, $T_A = 25^\circ C$, No load		6	7.5		6	7.5	mW	
I_{CC} Supply current (each amplifier)	$V_O = 0$, $T_A = 25^\circ C$, No load		200	250		200	250	μA	
V_{O1}/V_{O2} Crosstalk attenuation	$AVD = 100$, $T_A = 25^\circ C$	120			120			dB	

[†] All characteristics are measured under open-loop conditions with zero common-mode input voltage, unless otherwise specified. Full range for T_A is $0^\circ C$ to $70^\circ C$ for TL06_C, TL06_AC, and TL06_BC and $-40^\circ C$ to $85^\circ C$ for TL06_I.

[‡] Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 15. Pulse techniques are used to maintain the junction temperature as close to the ambient temperature as possible.

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

electrical characteristics, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	TL061M TL062M			TL064M			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0$, $R_S = 50 \Omega$	$T_A = 25^\circ C$	3	6	3	9	15	mV
		$T_A = -55^\circ C$ to $125^\circ C$		9				
$\alpha_{V_{IO}}$ Temperature coefficient of input offset voltage	$V_O = 0$, $R_S = 50 \Omega$, $T_A = -55^\circ C$ to $125^\circ C$		10		10			$\mu V/^\circ C$
I_{IO} Input offset current	$V_O = 0$	$T_A = 25^\circ C$	5	100	5	100	pA	nA
		$T_A = -55^\circ C$	20*		20*			
		$T_A = 125^\circ C$	20		20			
I_{IB} Input bias current [‡]	$V_O = 0$	$T_A = 25^\circ C$	30	200	30	200	pA	nA
		$T_A = -55^\circ C$	50*		50*			
		$T_A = 125^\circ C$	50		50			
V_{ICR} Common-mode input voltage range	$T_A = 25^\circ C$		-12 ±11.5 to 15		-12 ±11.5 to 15		V	
V_{OM} Maximum peak output voltage swing	$R_L = 10 k\Omega$, $T_A = 25^\circ C$	±10	±13.5	±10	±13.5		V	
	$R_L \geq 10 k\Omega$, $T_A = -55^\circ C$ to $125^\circ C$	±10		±10				
AVD Large-signal differential voltage amplification	$V_O = \pm 10 V$, $R_L \geq 10 k\Omega$	$T_A = 25^\circ C$	4	6	4	6		V/mV
		$T_A = -55^\circ C$ to $125^\circ C$	4		4			
B ₁ Unity-gain bandwidth	$R_L = 10 k\Omega$, $T_A = 25^\circ C$						MHz	
r_i Input resistance	$T_A = 25^\circ C$		10 ¹²		10 ¹²		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\min}$, $V_O = 0$, $R_S = 50 \Omega$, $T_A = 25^\circ C$	80	86	80	86		dB	
k _{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC} = \pm 9 V$ to $\pm 15 V$, $V_O = 0$, $R_S = 50 \Omega$, $T_A = 25^\circ C$	80	95	80	95		dB	
P _D Total power dissipation (each amplifier)	$V_O = 0$, No load	$T_A = 25^\circ C$	6	7.5	6	7.5	mW	
I _{CC} Supply current (each amplifier)	$V_O = 0$, No load	$T_A = 25^\circ C$	200	250	200	250	μA	
V_{O1}/V_{O2} Crosstalk attenuation	$A_{VD} = 100$, $T_A = 25^\circ C$		120		120		dB	

* This parameter is not production tested.

† All characteristics are measured under open-loop conditions, with zero common-mode voltage, unless otherwise specified.

‡ Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 15. Pulse techniques are used to maintain the junction temperature as close to the ambient temperature as possible.

operating characteristics, $V_{CC\pm} = \pm 15$ V, $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR Slew rate at unity gain (see Note 5)	$V_I = 10 V$, $R_L = 10 k\Omega$, See Figure 1	1.5	3.5		$V/\mu s$
t_r Rise time	$V_I = 20 mV$, $C_L = 100 pF$, See Figure 1	0.2			μs
Overshoot factor		10%			
V_n Equivalent input noise voltage	$R_S = 20 \Omega$, $f = 1 kHz$	42			nV/\sqrt{Hz}

NOTE 5: Slew rate at $-55^\circ C$ to $125^\circ C$ is $0.7 V/\mu s$ min.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Unity-Gain Amplifier




Figure 2. Gain-of-10 Inverting Amplifier




Figure 3. Input Offset-Voltage Null Circuit

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS**





SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

TYPICAL CHARACTERISTICS

Table of Graphs

	FIGURE
Maximum peak output voltage vs Supply voltage	4
Maximum peak output voltage vs Free-air temperature	5
Maximum peak output voltage vs Load resistance	6
Maximum peak output voltage vs Frequency	7
Differential voltage amplification vs Free-air temperature	8
Large-signal differential voltage amplification vs Frequency	9
Phase shift vs Frequency	9
Supply current vs Supply voltage	10
Supply current vs Free-air temperature	11
Total power dissipation vs Free-air temperature	12
Common-mode rejection ratio vs Free-air temperature	13
Normalized unity-gain bandwidth vs Free-air temperature	14
Normalized slew rate vs Free-air temperature	14
Normalized phase shift vs Free-air temperature	14
Input bias current vs Free-air temperature	15
Voltage-follower large-signal pulse response vs Time	16
Output voltage vs Elapsed time	17
Equivalent input noise voltage vs Frequency	18

TYPICAL CHARACTERISTICS[†]



[†] Data at high and low temperatures are applicable only within the specified operating free-air temperature ranges of the various devices.

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

TYPICAL CHARACTERISTICS[†]

**DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE**




Figure 8

**LARGE-SIGNAL
DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE SHIFT
vs
FREQUENCY**








Figure 9

[†] Data at high and low temperatures are applicable only within the specified operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS[†]



[†] Data at high and low temperatures are applicable only within the specified operating free-air temperature ranges of the various devices.

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

TYPICAL CHARACTERISTICS




Figure 14




Figure 15




Figure 16

TYPICAL CHARACTERISTICS




Figure 17




Figure 18

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

APPLICATION INFORMATION

Table of Application Diagrams

APPLICATION DIAGRAM	PART NUMBER	FIGURE
Instrumentation amplifier	TL064	19
0.5-Hz square-wave oscillator	TL061	20
High-Q notch filter	TL061	21
Audio-distribution amplifier	TL064	22
Low-level light detector preamplifier	TL061	23
AC amplifier	TL061	24
Microphone preamplifier with tone control	TL061	25
Instrumentation amplifier	TL062	26
IC preamplifier	TL062	27




Figure 19. Instrumentation Amplifier




Figure 20. 0.5-Hz Square-Wave Oscillator




Figure 21. High-Q Notch Filter

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B**
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

APPLICATION INFORMATION




Figure 22. Audio-Distribution Amplifier




Figure 23. Low-Level Light Detector Preamplifier

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

APPLICATION INFORMATION




Figure 24. AC Amplifier




Figure 25. Microphone Preamplifier With Tone Control




Figure 26. Instrumentation Amplifier

**TL061, TL061A, TL061B, TL062, TL062A
TL062B, TL064, TL064A, TL064B**
LOW-POWER JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS078I – NOVEMBER 1978 – REVISED JUNE 2004

APPLICATION INFORMATION

IC PREAMPLIFIER RESPONSE CHARACTERISTICS






Figure 27. IC Preamplifier

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE




- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification.
 - Falls within MIL STD 1835 GDIP1-T8


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS **\nDIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

U (S-GDFP-F10)


CERAMIC DUAL FLATPACK



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only.
 - Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.


D. The terminals are gold plated.

E. Falls within JEDEC MS-004

4040140/D 10/96

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE



4040082/D 05/98


- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



4040049/E 12/2002


NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.

△C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

△D The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MS-012 variation AB.

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




4040047-2/F 07/2004

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MS-012 variation AA.

MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4040063/C 03/03


- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

MECHANICAL DATA

NS (R-PDSO-G)**

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PW (R-PDSO-G^{**})

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated