



# SINGLE 11-BIT, 65-MSPS HIGH IF SAMPLING ANALOG-TO-DIGITAL CONVERTER

#### **FEATURES**

- 11-Bit Resolution
- 65-MSPS Maximum Sample Rate
- 2-V<sub>DD</sub> Differential Input Range
- 3.3-V Single Supply Operation
- 1.8-V to 3.3-V Output Supply
- 400-mW Total Power Dissipation
- Two's Complement Output Format
- On-Chip S/H and Duty Cycle Adjust Circuit
- Internal or External Reference
- 63.3-dBFS SNR and 72.9-dBc SFDR at
   65 MSPS and 220-MHz Input
- Power-Down Mode

- Single-Ended or Differential Clock
- 1-GHz -3-dB Input Bandwidth
- 48-Pin TQFP Package With PowerPad (7 mm x 7 mm body size)

#### **APPLICATIONS**


- Cellular Base Transceiver Station Receive Channel
  - High IF Sampling Applications
  - CDMA: IS-95, UMTS, CDMA1X
  - TDMA: GSM, IS-136, EDGE/UWC-136
  - Wireless Local Loop
  - Wideband Baseband Receivers

#### DESCRIPTION

The ADS5413–11 is a low power, 11-bit, 65-MSPS, CMOS pipeline analog-to-digital converter (ADC) that operates from a single 3.3-V supply, while offering the choice of digital output levels from 1.8 V to 3.3 V. The low noise, high linearity, and low clock jitter makes the ADC well suited for high-input frequency sampling applications. On-chip duty cycle adjust circuit allows the use of a non-50% duty cycle. This can be bypassed for applications requiring low jitter or asynchronous sampling. The device can also be clocked with single ended or differential clock, without change in performance. The internal reference can be bypassed to use an external reference to suit the accuracy and low drift requirements of the application.

The device is specified over full temperature range (-40°C to +85°C).

#### **FUNCTIONAL BLOCK DIAGRAM**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CommsADC is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS5413-11	HTQFP-48 <sup>(2)</sup> PowerPAD	PHP	-40°C to 85°C	A5413–11	ADS5413-11IPHP	Tray, 250

<sup>(1)</sup> For the most current product and ordering information, see the Package Option Addendum located at the end of this data sheet.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		UNITS
0	AVDD measured with respect to AGND	-0.3 V to 3.9 V
Supply voltage range	OVDD measure with respect to OGND	-0.3 V to 3.9 V
Digital input, measured w	-0.3 V to AVDD + 0.3 V	
Reference inputs Vrefb or	-0.3 V to AVDD + 0.3 V	
Analog inputs Vinp or Vinn, measured with respect to AGND		-0.3 V to AVDD + 0.3 V
Maximum storage temperature		150°C
Soldering reflow temperature		235°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS(1)

	MIN	NOM	MAX	UNIT
ENVIRONMENTAL				
Operating free-air temperature, T <sub>A</sub>	-40		85	°C
SUPPLIES				
Analog supply voltage, V(AVDD)	3	3.3	3.6	V
Output driver supply voltage, V(OVDD)	1.6		3.6	V
ANALOG INPUTS				
Input common-mode voltage		CML(2)		V
Differential input voltage range		2		Vpp
CLOCK INPUTS, CLK AND CLKC				
Sample rate, $f_S = 1/t_C$	5		65	MHz
Differential input swing (see Figure 16)	1		6	VPP
Differential input common-mode voltage		1.65		V
Clock pulse width high, t <sub>W(H)</sub> (see Figure 15, with DCA off)	6.92			ns
Clock pulse width low, t <sub>W(L)</sub> (see Figure 15, with DCA off)	6.92			ns

<sup>(1)</sup> Recommended by design and characterization but not tested at final production unless specified under the electrical characteristics section.

<sup>(2)</sup> Thermal pad size:  $3.5 \text{ mm} \times 3.5 \text{ mm}$ 

<sup>(2)</sup> See V<sub>(CML)</sub> in the internal reference generator section.



# **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range, clock frequency = 65 MSPS, 50% clock duty cycle (AVDD =  $\,$  OVDD =  $\,$  3.3 V), duty cycle adjust off, internal reference,  $\,$  A $_{IN}$  = -1 dBFS, 1.2- $\,$  Vpp square differential clock (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC PER	RFORMANCE				·	
Power 9	Supply					
	Total analog supply current with internal reference and DCA on			113		
I(AVDD)	Analog supply current with external reference and DCA on	$A_{IN} = 0$ dBFS, $f_{IN} = 2$ MHz		96		mA
	Analog supply current with internal reference and DCA off			107		
I(OVDD)	Digital output driver supply current	A <sub>IN</sub> = 0 dBFS, f <sub>IN</sub> = 2 MHz		8		mA
PD	Total power dissipation	A <sub>IN</sub> = 0 dBFS, f <sub>IN</sub> = 2 MHz		400	480	mW
PD	Power down dissipation	PWDN = high		30	75	mW
DC Acc	uracy		•			
	No missing codes		/	Assured		
DNL	Differential nonlinearity	Sinewave input, f <sub>IN</sub> = 2 MHz	-0.75	±0.3	0.75	LSB
INL	Integral nonlinearity	Sinewave input, f <sub>IN</sub> = 2 MHz	-1	±0.5	1	LSB
EO	Offset error	Sinewave input, f <sub>IN</sub> = 2 MHz		3		mV
EG	Gain error	Sinewave input, f <sub>IN</sub> = 2 MHz		0.3		%FS
Internal	Reference Generator		•			
VREFB	Reference bottom		1.1	1.25	1.4	V
VREFT	Reference top		2.1	2.25	2.4	V
	VREFT - VREFB			1.06		V
	V <sub>REFT</sub> – V <sub>REFB</sub> variation (6σ)			0.06		V
V(CML)	Common-mode output voltage			1.8		V
Digital I	nputs (PWD, DCA, REF SEL)					
lн	High-level input current	V <sub>I</sub> = 2.4 V	-60		60	μΑ
Iμ	Low-level input current	V <sub>I</sub> = 0.3 V	-60		60	μΑ
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
Digital (	Outputs					
Vон	High-level output voltage	ΙΟΗ = 50 μΑ	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = -50 μA			0.8	V
AC PER	RFORMANCE					
		f <sub>IN</sub> = 14 MHz	61.5	65.7		
		f <sub>IN</sub> = 39 MHz		65.9		
SNR	Signal-to-noise ratio	f <sub>IN</sub> = 70 MHz		65.7		dBFS
SINK	Signal-to-noise ratio	f <sub>IN</sub> = 150 MHz		64.3		UDFS
		f <sub>IN</sub> = 190 MHz		63.9		
		f <sub>IN</sub> = 220 MHz		63.3		
	Signal-to-noise and distortion	f <sub>IN</sub> = 14 MHz	61	65.3		
		f <sub>IN</sub> = 39 MHz		65.3		
SINIAD		f <sub>IN</sub> = 70 MHz		65.5		dBFS
SINAD	orginal to-Holse and distortion	f <sub>IN</sub> = 150 MHz		63.2		UDITO
		f <sub>IN</sub> = 190 MHz		62.3		
		f <sub>IN</sub> = 220 MHz		62.4		



### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

over operating free-air temperature range, clock frequency = 65 MSPS, 50% clock duty cycle (AVDD = OVDD = 3.3 V), duty cycle adjust off, internal reference,  $A_{\text{IN}} = -1 \text{ dBFS}$ , 1.2-Vpp square differential clock (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PE	RFORMANCE (Continued)					
		f <sub>IN</sub> = 14 MHz	70	77.7		dD.
		f <sub>IN</sub> = 39 MHz		75.8		
SFDR	Spurious free dynamic range	f <sub>IN</sub> = 70 MHz		84.5		
SFDR		f <sub>IN</sub> = 150 MHz		70.5		dBc
		f <sub>IN</sub> = 190 MHz		68.3		
		$f_{IN} = 220 \text{ MHz}$		72.9		
		f <sub>IN</sub> = 14 MHz		95		dBc
		f <sub>IN</sub> = 39 MHz		94		
HD2	Second order harmonic	$f_{IN} = 70 \text{ MHz}$		89		
ПО2	Second order narmonic	f <sub>IN</sub> = 150 MHz		79		
		f <sub>IN</sub> = 190 MHz		84.5		
		f <sub>IN</sub> = 220 MHz		72		
		f <sub>IN</sub> = 14 MHz		77.6		
	Third order harmonic	f <sub>IN</sub> = 39 MHz		75.4		
HD3		f <sub>IN</sub> = 70 MHz		85.5		dBc
1103		$f_{IN} = 150 \text{ MHz}$		70.5		ubc
		f <sub>IN</sub> = 190 MHz		68.3		
		f <sub>IN</sub> = 220 MHz		77.6		
	Analog input bandwidth	-3 dB BW respect to -3 dBFS input at low frequency		1		GHz

#### TIMING CHARACTERISTICS

25°C, C<sub>L</sub> = 10 pF

			MIN	TYP	MAX	UNIT
	Aperture delay			2		ns
<sup>t</sup> d(A)	Aperture jitter	ter				ps
td(Pipe)	Latency			6		Cycles
<sup>t</sup> d1	Propagation delay from clock input to beginning of data stable(1)	D00 " 0\/DD 40\/	8			
t <sub>d2</sub>	Propagation delay from clock input to end of data stable(1)	DCS off, OVDD = 1.8 V		20.3		ns
<sup>t</sup> d1	Propagation delay from clock input to beginning of data stable(1)	D00 - " 0\/DD 00\/		7		
t <sub>d2</sub>	Propagation delay from clock input to end of data stable <sup>(1)</sup>	DCS off, OVDD = 3.3 V		20.3		ns
<sup>t</sup> d1	Propagation delay from clock input to beginning of data stable(1)	D00 01/DD 401/		10		
t <sub>d2</sub>	Propagation delay from clock input to end of data stable(1)	DCS on, OVDD = 1.8 V		22.3		ns
<sup>t</sup> d1	Propagation delay from clock input to beginning of data stable(1)	D00 01/DD 001/		9		
t <sub>d2</sub>	Propagation delay from clock input to end of data stable <sup>(1)</sup>	DCS on, OVDD = 3.3 V		22.3		ns

<sup>(1)</sup> Data stable if V<sub>O</sub> < 10% OVDD or V<sub>O</sub> > 90% OVDD

4



#### **TIMING DIAGRAM**





Figure 1. ADS5413-11 Timing Diagram

#### **PIN ASSIGNMENTS**





## **Terminal Functions**

TERMINAL						
NAME	NO.	1/0	DESCRIPTION			
AVDD	1, 7, 10, 18, 40, 44, 45, 47	I	Analog power supply			
AGND	2, 5, 11, 21, 41, 42, 43, 46	Ι	Analog ground			
CLK	19	_	Clock input			
CLKC	20	_	Complementary clock input			
CML	6	0	Common-mode output voltage			
D10-D0	25–35	0	Digital outputs, D10 is most significant data bit, D0 is least significant data bit.			
DCA	24	- 1	Duty cycle adjust control. High = enable, low = disable, NC = enable			
DECOUPLING	15	0	Decoupling pin. Add 0.1 μF to GND			
NC	12, 14, 17, 36, 37		Internally not connected			
OGND	22, 39	I	Digital driver ground			
OVDD	23, 38	- 1	Digital driver power supply			
PWD	16	- 1	Power down. High = powered down, low = powered up, NC = powered up			
REF SEL	48	- 1	Reference select. High = external reference, low = internal reference, NC = internal reference			
VBG	13	0	Bandgap voltage output			
VINN	4	- 1	Complementary analog input			
VINP	3	I	Analog input			
VREFB	8	I/O	Reference bottom			
VREFT	9	I/O	Reference top			



#### TYPICAL CHARACTERISTICS†




Figure 2





Figure 3



0

-20

-40

-60

-80

-100

-120

-140

0

Amplitude - dBFS

f<sub>S</sub> = 65 MSPS

 $f_{\text{IN}} = 150 \text{ MHz}$ 

SNR = 64.3 dBFS

SFDR = 70.5 dBc


THD = 69.7 dBc


5


10

SINAD = 63.2 dBFS

Figure 4








<sup>†50%</sup> duty cycle. AVDD = 3.3 V, OVDD = 3.3 V, 25°C, DCA off, internal reference, Ain = -1 dBFS, CLK 2.8-Vpp sine wave single ended, unless otherwise noted



20

#### TYPICAL CHARACTERISTICS<sup>†</sup>








Figure 12

<sup>†50%</sup> duty cycle. AVDD = 3.3 V, OVDD = 3.3 V, 25°C, DCA off, internal reference, Ain = -1 dBFS, CLK 2.8-Vpp sine wave single ended, unless otherwise noted






Figure 13. SNR- dBFS





Figure 14. SFDR - dBc

<sup>†50%</sup> duty cycle. AV<sub>DD</sub> = 3.3 V, OV<sub>DD</sub> = 3.3 V, 25°C, DCA off, internal reference, A<sub>in</sub> = -1 dBFS, CLK 2.8-V<sub>PP</sub> sine wave single ended, unless otherwise noted




#### TYPICAL CHARACTERISTICS<sup>†</sup>



NOTE: CLK 1.15-Vpp square-wave differential

Figure 15






Figure 17

# AC PERFORMANCE vs






Figure 19



# AC PERFORMANCE vs CLOCK AMPLITUDE



‡ Measured from CLK to CLKC

# Figure 16

# AC PERFORMANCE vs ANALOG SUPPLY VOLTAGE




Figure 18



#### TYPICAL CHARACTERISTICS<sup>†</sup>




Figure 20





Figure 21








Figure 23

 $^{\dagger}$  50% duty cycle. AV<sub>DD</sub> = 3.3 V, OV<sub>DD</sub> = 3.3 V, 25°C, DCA off, internal reference, A<sub>in</sub> = -1 dBFS, CLK 2.8-Vpp sine wave single ended, unless otherwise noted



#### **EQUIVALENT CIRCUITS**





Figure 24. References

φ2 CML 2 pF CML φ2

Figure 25. Analog Input Stage






Figure 26. Clock Inputs

Figure 27. Digital Outputs

OVDD



#### **APPLICATION INFORMATION**

#### **CONVERTER OPERATION**

The ADS5413–11 is a 11-bit pipeline ADC. Its low power (400 mW) at 65 MSPS and high sampling rate is achieved using a state-of-the-art switched capacitor pipeline architecture built on an advanced low-voltage CMOS process. The ADS5413–11 analog core operates from a 3.3 V supply consuming most of the power. For additional interfacing flexibility, the digital output supply (OVDD) can be set from 1.6 V to 3.6 V. The ADC core consists of 10 pipeline stages and one flash ADC. Each of the stages produces 1.5 bits per stage. Both the rising and the falling clock edges are utilized to propagate the sample through the pipeline every half clock, for a total of six clock cycles.

#### **ANALOG INPUTS**

The analog input for the ADS5413–11 consists of a differential track-and-hold amplifier implemented using a switched capacitor technique, shown in Figure 25. This differential input topology, along with closely matched capacitors, produces a high level of ac-performance up to high sampling and input frequencies.

The ADS5413-11 requires each of the analog inputs (VINP and VINM) to be externally biased around the common mode level of the internal circuitry (CML, pin 6).

For a full-scale differential input, each of the differential lines of the input signal (pins 3 and 4) swings symmetrically between CML+(Vreft+Vrefb)/2 and CML-(Vreft+Vrefb)/2. The maximum swing is determined by the difference between the two reference voltages, the top reference (REFT), and the bottom reference (REFB). The total differential full-scale input swing is 2(Vreft – Vrefb). See the reference circuit section for possible adjustments of the input full scale.

Although the inputs can be driven in single-ended configuration, the ADS5413–11 obtains optimum performance when the analog inputs are driven differentially. The circuit in Figure 28 shows one possible configuration. The single-ended signal is fed to the primary

of an RF transformer. Since the input signal must be biased around the common-mode voltage of the internal circuitry, the common-mode (CML) reference from the ADS5413–11 is connected to the center-tap of the secondary. To ensure a steady low noise CML reference, the best performance is obtained when the CML output is connected to ground with a 0.1- $\mu F$  and 0.01- $\mu F$  low inductance capacitor.




Figure 28. Driving the ADS5413–11 Analog Input With Impedance Matched Transmission Line

If it is necessary to buffer or apply a gain to the incoming analog signal, it is possible to combine a single-ended amplifier with an RF transformer as shown in Figure 29. Texas Instruments offers a wide selection of operational amplifiers, as the THS3001/2, the OPA847, or the OPA695 that can be selected depending on the application. RIN and C<sub>IN</sub> can be placed to isolate the source from the switching inputs of the ADC and to implement a low-pass RC filter to limit the input noise in the ADC. Although not needed, it is recommended to lay out the circuit with placement for those three components, which allows fine tune of the prototype if necessary. Nevertheless, any mismatch between the differential lines of the input produces a degradation in performance at high input frequencies, mainly characterized by an increase in the even harmonics. In this case, special care should be taken keeping as much electrical symmetry as possible between both inputs. This includes shorting RIN and leaving CIN unpopulated.




Figure 29. Converting a Single-Ended Input Signal Into a Differential Signal Using an RF Transformer



Another possibility is the use of differential input/output amplifiers that can simplify the driver circuit for applications requiring input dc coupling. Flexible in their configurations (see Figure 30), such amplifiers can be used for single ended to differential conversion, for signal amplification, and for filtering prior to the ADC.




Figure 30. Using the THS4503 With the ADS5413-11

#### REFERENCE CIRCUIT

The ADS5413–11 has its own internal reference generation saving external circuitry in the design. For optimum performance, it is best to connect both VREFB and VREFT to ground with a 1- $\mu$ F and a 0.1- $\mu$ F decoupling capacitor in parallel and a 0.1- $\mu$ F capacitor between both pins (see Figure 31). The series inductance with these capacitors should be minimized as much as possible. For that we recommend to follow the layout of the EVM. In particular, the 0.1- $\mu$ F capacitors should be placed on the same side of the printed circuit board as the ADS5413–11, and as close as possible to the pins 8, 9, and 11. The band-gap voltage output is not a voltage source to be used external to the ADS5413–11. However, it should be decoupled to ground with a 1- $\mu$ F and a 0.01- $\mu$ F capacitor in parallel.

For even more design flexibility, the internal reference can be disabled using the pin 48. By default, this pin is internally connected with a 70-kΩ pulldown resistor to ground, which enables the internal reference circuit. Tying this pin to AVDD powers down the internal reference generator, allowing the user to provide external voltages for VREFT (pin 9) and VREFB (pin 8). In addition to the power consumption reduction (typically 56 mW) which is now transferred to the external circuitry, it also allows for a precise setting of the input range. To further remove any variation with external factors, such as temperature or supply voltage, the user has direct access to the internal resistor divider, without any intermediate buffering. The equivalent circuit for the reference input pins is shown in Figure 24. The core of the ADC is designed for a 1 V difference between the reference pins. Nevertheless, the user can use these pins to set a different input range.

Figure 10 shows the variation on SNR and SFDR for a sampling rate of 65 MHz and a single-tone input of 80 MHz at –1 dBFS for different VREFT–VREFB voltage settings.




Figure 31. Internal Reference Usage

#### **CLOCK INPUTS**

The ADS5413–11 clock input can be driven with either a differential clock signal or a single ended clock input with little or no difference in performance between the single-ended and differential-input configurations (see Figure 16). The common mode of the clock inputs is set internally to AVDD/2 using  $5-k\Omega$  resistors (see Figure 26).

When driven with a single-ended clock input, it is best to connect the CLKC input to ground with a 0.01- $\mu F$  capacitor (see Figure 32), while CLK is ac-coupled with 0.01  $\mu F$  to the clock source.




Figure 32. AC-Coupled Single-Ended Clock Input

The ADS5413–11 clock input can also be driven differentially. In this case, it is best to connect both clock inputs to the differential input clock signal with 0.01- $\mu$ F capacitors (see Figure 33). The differential input swing can vary between 1 V and 6 V with little or no performance degradation (see Figure 16).




Figure 33. AC-Coupled Differential Clock Input



The ADS5413-11 can be driven either with a sine wave or a square wave. The internal ADC core uses both edges of the clock for the conversion process. This means that ideally, a 50% duty cycle should be provided. Nevertheless, the ADC includes an on-board duty cycle adjuster (DCA) that adjusts the incoming clock duty cycle which may not be 50%, to a 50% duty cycle for the internal use. By default, this circuit is enabled internally (with a pull-up resistor of 70 k $\Omega$ ), which relaxes the design specifications of the external clock. Nevertheless, there are some situations where the user may prefer to disable the DCA. For asynchronous clocking, i.e., when the sampling period is purposely not constant, this circuit should be disabled. Another situation is the case of high input frequency sampling. For high input frequencies, a low jitter clock should be provided. On that sense, we recommend to band-pass filter the source which, consequently, provides a sinusoidal clock with 50% duty cycle. The use of the DCA on that case would not be beneficial and adds noise to the internal clock, increasing the jitter and degrading the performance. Figure 17 shows the performance versus input frequency for the different clocking schemes. Finally, adding the DCA introduces delay between the input clock and the output data and what is more important, slightly bigger variation of this delay versus external conditions, such as temperature. To disable the DCA, user should connect it to ground.

#### **POWER DOWN**

When power down (pin 16) is tied to AVDD, the device

reduces its power consumption to a typical value of 23 mW. Connecting this pin to AGND or leaving it not connected (an internal 70-k $\Omega$  pulldown resistor is provided) enables the device operation.

#### DIGITAL OUTPUTS

The ADS5413–11 output format is 2s complement. The voltage level of the outputs can be adjusted by setting the OVDD voltage between 1.6 V and 3.6 V, allowing for direct interface to several digital families. For better performance, customers should select the smaller output swing required in the application. To improve the performance, mainly on the higher output voltage swing configurations, the addition of a series resistor at the outputs, limiting peak currents, is recommended. The maximum value of this resistor is limited by the maximum data rate of the application. Values between 0  $\Omega$  and 200  $\Omega$  are usual. Also, limiting the length of the external traces is a good practice.

All the data sheet plots have been obtained in the worst case situation, where OVDD is 3.3 V. The external series resistors were 150  $\Omega$  and the load was a 74AVC16244 buffer, as the one used in the evaluation board. In this configuration, the rising edge of the ADC output is 5 ns, which allows for a window to capture the data of 10.4 ns (without including other factors).



#### **DEFINITION OF SPECIFICATIONS**

#### **Analog Bandwidth**

The analog bandwidth is the analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB in respect to the value measured at low input frequencies.

#### **Aperture Delay**

The delay between the 50% point of the rising edge of the CLK command and the instant at which the analog input is sampled.

#### **Aperture Uncertainity (Jitter)**

The sample-to-sample variation in aperture delay.

#### **Differential Nonlinearity**

The average deviation of any single LSB transition at the digital output from an ideal 1 LSB step at the analog input.

#### **Integral Nonlinearity**

The deviation of the transfer function from a reference line measured in fractions of 1 LSB using a *best straight line* determined by a least square curve fit.

#### Clock Pulse Width/Duty Cycle

Pulse width high is the minimum amount of time that the CLK pulse should be left in logic 1 state to achieve rated performance; pulse width low is the minimum time CLK pulse should be left in low state. At a given clock rate, these specifications define acceptable clock duty cycles.

#### **Maximum Conversion Rate**

The clock rate at which parametric testing is performed.

#### **Power Supply Rejection Ratio**

The ratio of a change in input offset voltage to a change in power supply voltage.

#### Signal-to-Noise and Distortion (SINAD)

The ratio of the rms signal amplitude (set 1 dB below full scale) to rms value of the sum of all other spectral components, including harmonics but excluding dc.

#### Signal-to-Noise Ratio (Without Harmonics)

The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms value of the the sum of all other spectral components, excluding the first five harmonics and dc.

#### Spurious-Free Dynamic Range


The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic and it is reported in dBc.

#### Two-Tone Intermodulation Distortion Rejection

The ratio of the rms value of either input tone to the rms value of the worst third order intermodulation product reported in dBc.

# PHP (S-PQFP-G48)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated