
CDC351. CDC351I 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS441D-FEBRUARY 1994-REVISED OCTOBER 2003

FEATURES

- Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V V_{CC}
- LVTTL-Compatible Inputs and Outputs
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Distributes One Clock Input to Ten Outputs
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- High-Drive Outputs (–32-mA I_{OH}, 32-mA I_{OL})
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages



DESCRIPTION

The CDC351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (\overline{OE}) input disables the outputs to a high-impedance state. The CDC351 operates at nominal 3.3-V V_{CC} .

The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

FUNCTION TABLE

INP	OUTPUTS			
Α	Yn			
L	Н	Z		
Н	Н	Z		
L	L	L		
Н	L	Н		

AVAILABLE OPTIONS

T _A	Shrink Small-Outline Package (DB) (1)	Small-Outline Package (DW) (1)
0°C to 70°C	CDC351DB	CDC351DW
– 40°C to 85°C	CDC351IDB	CDC351IDW

(1) This package is available tape and reel. Order by adding an R to the orderable part number (e.g., CDC351DBR).


EPIC-IIB is a trademark of Texas Instruments.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




LOGIC SYMBOL A



Note A: This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)





CDC351. CDC351I 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS441D-FEBRUARY 1994-REVISED OCTOBER 2003

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

Supply voltage range, V _{CC}		
Input voltage range, V _I (2)		
V _O (2)	– 0.5 V to 3.6 V	
	64 mA	
Input clamp current, I _{IK} (V _I < 0)		
	– 50 mA	
DB package	147°C/W	
DW package	101°C/W	
	– 65°C to 150°C	
	DB package	

- (1) Stresses beyond those listed under, absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD51.

RECOMMENDED OPERATING CONDITIONS (1)

				MIN	MAX	UNIT
V_{CC}	Supply voltage			3	3.6	V
V_{IH}	High-level input voltage	High-level input voltage				V
V_{IL}	Low-level input voltage				8.0	V
V_{I}	Input voltage		0	5.5	V	
I _{OH}	High-level output current			- 32	mA	
I _{OL}	Low-level output current			32	mA	
f _{clock}	Input clock frequency			100	MHz	
T _A Operating free-air temperature	Commerc	al	0	70	°C	
	Operating free-air temperature	Industrial		- 40	85	°C

⁽¹⁾ Unused pins (input or I/O) must be held high or low.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
V _{IK}	V _{CC} = 3 V,	I _I = -18 mA				-1.2	V
V _{OH}	V _{CC} = 3 V,	I _{OH} = -32 mA		2			V
V _{OL}	$V_{CC} = 3 V$,	I_{OL} = 32 mA				0.5	V
I _I	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND				±1	μA
I _O (1)	V _{CC} = 3.6 V,	V _O = 2.5 V		-15		-150	mA
I _{OZ}	V _{CC} = 3.6 V,	V _O = 3 V or 0				±10	μA
			Outputs high			0.3	
I _{cc}	$V_{CC} = 3.6 \text{ V}, I_{O} = 0, V_{I}$	= V _{CC} or GND	Outputs low			25	mA
			Outputs disabled			0.3	
C _i	$V_I = V_{CC}$ or GND,	V _{CC} = 3.3 V,	f = 10 MHz		4		pF
C _o	$V_O = V_{CC}$ or GND,	V _{CC} = 3.3 V,	f = 10 MHz		6		pF

⁽¹⁾ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

CDC351, CDC3511 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS



SCAS441D-FEBRUARY 1994-REVISED OCTOBER 2003

SWITICHING CHARACTERISTICS

 C_L = 50 pF (see Figure 1 and Figure 2)

PARAMETER	FROM (INPUT)	-		V _{CC} = 3.3 V, T _A = 25°C			V _{CC} = 3 V to 3.6 V, T _A = 0°C to 70°C		V _{CC} = 3 V to 3.6 V, T _A = -40°C to 85°C	
	(INFOT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Υ	3.2	3.7	4.2					
t _{PHL}	A	Ť	3	3.5	4					ns
t _{PZH}	ŌĒ	Υ	1.8	3.8	5.5	1.3	5.9	1.1	6.1	
t _{PZL}	OE .	Y	1.8	3.8	5.5	1.3	5.9	1.1	6.1	ns
t _{PHZ}	ŌĒ	Υ	1.8	3.9	5.9	1.7	6.3	1.5	6.5	
t _{PLZ}	OE .	Y	1.8	4.2	5.9	1.7	6.4	1.5	6.6	ns
t _{sk(o)}	Α	Y		0.3	0.5		0.5		0.6	ns
t _{sk(p)}	Α	Y		0.2	0.8		0.8		0.9	ns
t _{sk(pr)}	Α	Y			1		1		1.1	ns
t _r	Α	Y					1.5		1.5	ns
t _f	Α	Y					1.5		1.5	ns

SWITCHING CHARACTERISTICS TEMPERATURE AND V_{CC} COEFFICIENTS


over recommended operating free-air temperature and V_{CC} range (1)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
§t _{PLH} (T)	Average temperature coefficient of low to high propagation delay	А	Y	65 (2)	ps/10°C
§t _{PHL} (T)	Average temperature coefficient of high to low propagation delay	А	Y	45 (2)	ps/10°C
$\St_{PLH}(V_{CC})$	Average V _{CC} coefficient of low to high propagation delay	Α	Y	-140 (3)	ps/ 100 mV
§t _{PHL} (V _{CC})	Average V _{CC} coefficient of high to low propagation delay	Α	Υ	-120 (3)	ps/ 100 mV

⁽¹⁾ These data were extracted from characterization material and are not tested at the factory.

 ^{(2) §}t_{PLH}(T) and §t_{PHL}(T) are virtually independent of V_{CC}.
(3) §t_{PLH}(V_{CC}) and §t_{PHL}(V_{CC}) are virtually independent of temperature.


SCAS441D-FEBRUARY 1994-REVISED OCTOBER 2003



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r \leq$ 2.5 ns, $t_r \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms






- A. Output skew, $t_{sk(o)}\!,$ is calculated as the greater of:
- The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
- The difference between the fastest and slowest of t_{PHLn}(n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
- B. Pulse skew, $t_{sk(p)}$, is calculated as the greater of | t_{PLHn} t_{PHLn} | (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10).
- C. Process skew, $t_{sk(pr)}$, is calculated as the greater of:
- The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions
- The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of $t_{\text{sk(o)}},\,t_{\text{sk(pr)}},\,t_{\text{sk(pr)}}$

DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated